
Preliminary User’s Manual U16541EJ1V0UM
26
LIST OF FIGURES (8/9)
Figure No.
Title
Page
19-61
Shutdown Process (Normal Shutdown).........................................................................................................710
19-62
Shutdown Process (Forcible Shutdown) .......................................................................................................711
19-63
Error Handling ...............................................................................................................................................712
19-64
Setting CPU Standby (from CAN Sleep Mode) .............................................................................................713
19-65
Setting CPU Standby (from CAN Stop Mode) ...............................................................................................714
20-1
DMAC Bus Cycle State Transition.................................................................................................................726
21-1
Block Diagram of CRC Register ....................................................................................................................732
21-2
CRC Operation Circuit Operation Example (LSB First) .................................................................................734
21-3
Operation Circuit Configuration (CRC Data Register) ...................................................................................735
21-4
CRC Operation Flow .....................................................................................................................................736
21-5
CRC Transmission Example .........................................................................................................................737
22-1
Non-Maskable Interrupt Request Signal Acknowledgment Operation...........................................................742
22-2
Servicing Configuration of Non-Maskable Interrupt.......................................................................................744
22-3
RETI Instruction Processing ..........................................................................................................................745
22-4
Maskable Interrupt Servicing .........................................................................................................................749
22-5
RETI Instruction Processing ..........................................................................................................................750
22-6
Example of Processing in Which Another Interrupt Request Signal Is Issued
While an Interrupt Is Being Serviced .............................................................................................................752
22-7
Example of Servicing Interrupt Request Signals Simultaneously Generated ................................................754
22-8
Software Exception Processing.....................................................................................................................766
22-9
RETI Instruction Processing ..........................................................................................................................767
22-10
Exception Trap Processing............................................................................................................................770
22-11
Restore Processing from Exception Trap......................................................................................................770
22-12
Debug Trap Processing Format ....................................................................................................................771
22-13
Processing Format of Restoration from Debug Trap .....................................................................................772
22-14
Pipeline Operation at Interrupt Request Signal Acknowledgment (Outline) ..................................................773
23-1
Key Return Block Diagram ............................................................................................................................775
24-1
Status Transition............................................................................................................................................778
24-2
Status Transition (During Subclock Operation) .............................................................................................779
25-1
Timing of Reset Operation by RESET Pin Input............................................................................................797
25-2
Timing of Power-on Reset Operation ............................................................................................................797
25-3
Timing of Reset Operation by WDT2RES Signal Generation........................................................................799
25-4
Timing of Reset Operation by Low-Voltage Detector ....................................................................................801
25-5
When Oscillation of Main Clock Is Stopped...................................................................................................805