
CHAPTER 19 CAN CONTROLLER
Preliminary User’s Manual U16541EJ1V0UM
661
(2/3)
IE
Interrupt Enable for Message Buffer Interrupt Event
0
Interrupt generation is disabled for the following events:
Interrupt events linked to the CINTS0 interrupt status bit in the C0INTS register (i.e. when MT2 to MT0 = 0,
‘Data frame successfully transmitted from message buffer m’,
‘Remote frame successfully transmitted from message buffer m’)
Interrupt events linked to the CINTS1 interrupt status bit in the C0INTS register (i.e. when MT2 to MT0 = 1,
2, 3, 4 or 5,
‘Valid data frame reception in message buffer m’
and
when MT2 to MT0 = 0
‘Valid remote frame reception in message buffer m’)
1
Interrupt generation is enabled for the following events:
Interrupt events linked to the CINTS0 interrupt status bit in the C0INTS register (i.e. when MT2 to MT0 = 0,
‘Data frame successfully transmitted from message buffer m’,
‘Remote frame successfully transmitted from message buffer m’ )
Interrupt events linked to the CINTS1 interrupt status bit in the C0INTS register (when MT2 to MT0 = 1, 2,
3, 4 or 5,
‘Valid data frame reception in message buffer m’
and
when MT2 to MT0 = 0
‘Valid remote frame reception in message buffer m.’)
DN
Message Buffer Data New Bit
0
No data frame has been stored in the message buffer (message buffer is defined as receive message buffer
(MT2 to ME0 > 00H)).
No remote frame has been stored in the message buffer (message buffer is defined as receive message
buffer (MT2 to ME0> 00H)).
1
A data frame has been stored in the message buffer (message buffer is defined as receive message buffer
(MT2 to ME0 > 00H)).
A remote frame has been stored in the message buffer (message buffer is defined as receive message buffer
(MT2 to ME0> 00H)).
Caution Be sure not to set the DN flag (1) by software.
TRQ
Message Buffer Transmit Request Bit
0
No message frame transmission request is pending or ongoing from the message buffer.
1
A message frame transmission request is pending or a message frame transmission is ongoing from the
message buffer.
RDY
Message Buffer Ready Bit
0
The CPU can write to the message buffer. The assigned CAN module does not access the message buffer.
1
The assigned CAN module accesses the message buffer. CPU write access to the message buffer is
ignored (except write access to the RDY bit, TRQ bit, DN bit and MOW bit).