
Preliminary User’s Manual U16541EJ1V0UM
19
LIST OF FIGURES (1/9)
Figure No.
Title
Page
2-1
Pin I/O Circuits ................................................................................................................................................ 68
3-1
CPU Address Space ....................................................................................................................................... 80
3-2
Image on Address Space ................................................................................................................................ 81
3-3
Data Memory Map (Physical Addresses) ........................................................................................................ 83
3-4
Program Memory Map..................................................................................................................................... 84
3-5
Internal ROM Area (256 KB) ........................................................................................................................... 85
3-6
Internal ROM/Internal Flash Memory Area (384 KB)....................................................................................... 86
3-7
Internal ROM Area (512 KB) ........................................................................................................................... 86
3-8
Internal ROM/Internal Flash Memory Area (640 KB)....................................................................................... 87
3-9
Internal RAM Area (24 KB).............................................................................................................................. 89
3-10
Internal RAM Area (32 KB).............................................................................................................................. 90
3-11
Internal RAM Area (40 KB).............................................................................................................................. 90
3-12
Internal RAM Area (48 KB).............................................................................................................................. 91
3-13
On-Chip Peripheral I/O Area ........................................................................................................................... 92
3-14
Recommended Memory Map .......................................................................................................................... 95
3-15
Timing When On-Chip Debug Function Is Not Used..................................................................................... 113
4-1
Port Configuration Diagram........................................................................................................................... 114
5-1
Data Memory Map ......................................................................................................................................... 179
5-2
Little-Endian Address in Word....................................................................................................................... 182
5-3
Inserting Wait Example ................................................................................................................................. 190
5-4
Basic Bus Cycle ............................................................................................................................................ 196
5-5
When Wait State (1 Wait) Is Inserted ............................................................................................................ 197
5-6
When Idle State Is Inserted ........................................................................................................................... 198
5-7
When Wait State (1 Wait) and Idle State Are Inserted .................................................................................. 199
5-8
When Address Wait State Is Inserted ........................................................................................................... 200
5-9
Basic Bus Cycle ............................................................................................................................................ 201
5-10
When Wait State (1 Wait) Is Inserted ............................................................................................................ 202
5-11
When Address Wait State Is Inserted ........................................................................................................... 203
5-12
Bus Hold Cycle.............................................................................................................................................. 204
5-13
Basic Bus Cycle ............................................................................................................................................ 205
5-14
When Wait State (1 Wait) Is Inserted ............................................................................................................ 206
5-15
When Idle State Is Inserted ........................................................................................................................... 207
5-16
When Wait State (1 Wait) and Idle State Are Inserted .................................................................................. 208
5-17
When Address Wait State Is Inserted ........................................................................................................... 209
5-18
Basic Bus Cycle ............................................................................................................................................ 210
5-19
When Wait State (1 Wait) Is Inserted ............................................................................................................ 211
5-20
When Address Wait State Is Inserted ........................................................................................................... 212