
CHAPTER 24 STANDBY FUNCTION
Preliminary User’s Manual U16541EJ1V0UM
793
Table 24-11. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal
Release Source
Interrupt Enabled (EI) Status
Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address.
Maskable interrupt request signal
Execution branches to the handler address
or the next instruction is executed.
The next instruction is executed.
(2) Releasing sub-IDLE mode by reset input
The same operation as the normal reset operation is performed.
Setting of Sub-IDLE Mode
Operation Status
Item
When Main Clock Is Oscillating
When Main Clock Is Stopped
Subclock oscillator
Oscillation enabled
Ring-OSC generator
Oscillation enabled
PLL
Operable
Stops operation
Note
CPU
Stops operation
DMA
Stops operation
Interrupt controller
Stops operation
ROM correction
Stops operation
Timer P (TMP0 to TMP5)
Stops operation
Timer Q (TMP0)
Stops operation
Timer M (TMM0)
Operable when fR/8 or fXT is selected as the count clock
Watch timer
Stops operation
Operable when fXT is selected as the
count clock
Watchdog timer 2
Operable when fR or fXT is selected as the count clock
CSIB0 to CSIB4
Operable when SCKBn input clock is selected as operation clock (n = 0 to 4)
I
2C00 to I2C02
Stops operation
Serial interface
UARTA0 to UARTA2
Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
CAN controller
Stops operation
IEBus controller
Stops operation
A/D converter
Stops operation
D/A converter
Stops operation
Real-time output function (RTO)
Stops operation
Key interrupt function (KR)
Operable
CRC arithmetic circuit
Stops operation
External bus interface
See CHAPTER 5 BUS CONTROL FUNCTION (same operation status as IDLE1,
IDLE2 mode).
Port function
Retains status before sub-IDLE mode was set.
Internal data
The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the sub-IDLE mode was set.
Note Be sure to stop the PLL (PLLON bit of PLLCTL register = 0) before stopping the main clock.