- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TSB12LV01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數(shù)資料
| 型號： | TSB12LV01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數(shù)： | 9/71頁 |
| 文件大?。?/td> | 267K |
| 代理商： | TSB12LV01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
1–1
1 Overview
1.1
Description
The TSB12LV01A is an IEEE 1394-1995 standard (from now on referred to only as 1394) high-speed
serial-bus link-layer controller that allows for easy integration into an I/O subsystem. The TSB12LV01A
provides a high-performance IEEE 1394-1995 interface with the capability of transferring data between the
32-bit host bus, the 1394 PHY-link interface, and external devices connected to the local bus interface. The
1394 PHY-link interface provides the connection to the 1394 physical (PHY) layer device and is supported
by the link-layer controller (LLC). The LLC provides the control for transmitting and receiving 1394 packet
data between the FIFO and PHY-link interface at rates of 100Mbit/s, 200Mbit/s, and 400Mbit/s. The
TSB12LV01A transmits and receives correctly-formatted 1394 packets and generates and inspects the
32-bit cyclic redundancy check (CRC). The TSB12LV01A is capable of being cycle master and supports
reception of isochronous data on two channels or all isochronous channels. TSB12LV01A has a generic
32-bit host bus interface, which connects to most 32-bit hosts. The LLC also provides the capability to
receive status from the physical layer device and to access the physical layer control and status registers
by the application software. An internal 2K-byte memory can be configured as multiple variable-size FIFOs
and eliminates the need for external FIFOs. Separate FIFOs can be user-configured to support general 1394
receive, asynchronous transmit, and isochronous transmit transfer operations. These functions are
accomplished by appropriately sizing the general receive FIFO (GRF), asynchronous transmit FIFO (ATF),
and isochronous transmit FIFO (ITF).
The TSB12LV01A provides bus holding buffers on the PHY interface for simple and cost effective
single-capacitor isolation.
The TSB12LV01A is a revision of the TSB12C01A, with feature enhancements and corrections. All errata
items to the TSB12C01A have been corrected, and the following feature enhancements have been made:
Cycle start packets can be stored in the GRF.
Isochronous and asynchronous packet transmit and receive can be enabled/disabled
independently. Asynchronous transmit is disabled upon reset, while isochronous transmit and
receive is unaffected.
One, two, or all isochronous channels can be received.
When receiving packets, RxDta can be programmed to interrupt the host processor on
programmable block boundaries, so the host can retrieve data from the GRF when each block
is available.
This is especially useful if the GRF is smaller than the expected receive packet size. RxDta can
also be programmed to interrupt the host processor when each packet is received.
Host bus burst mode data transfer is supported, at the peak rate of one quadlet (four bytes) per
BClk cycle for ATF write, ITF write, and GRF read.
A FIFO status read can be accomplished in three BClk cycles: 1. Address cycle 2. Data cycle
3. Idle cycle
Several changes in the register map have been made to improve host bus data throughput and
reduce status read and interrupt overhead. ATF status (30h), ITF status (34h) and GRF status
(3Ch) contains only status information. FIFO control (1Ch) is defined to control ATF size, ITF size,
clear FIFO function, and block size for GRF received packet. ATF status register and ITF status
register will report flags: full, empty and available space for host bus burst write. GRF status
register will report flags: empty, total stored data count, and next received block size.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。