- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TSB12LV01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數(shù)資料
| 型號： | TSB12LV01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數(shù)： | 37/71頁 |
| 文件大?。?/td> | 267K |
| 代理商： | TSB12LV01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
3–19
register is set. This does not stop operation and another read or write can immediately be transmitted. To
clear Control_bit_err, set Adr_clr of the ATF status register.
Another way to access specific location in the RAM during RAM test mode is to write desired value to
AdrCounter of ATF Status register. The next RAM test read or write accesses the location pointed by
AdrCounter. AdrCounter contains current RAM address in RAM test mode
During RAM test mode any location inside FIFO can be accessed by writing the address to AdrCounter of
ATF status register. Each read or write accesses the location pointed by AdrCounter and Adrcounter
increments by 1 after each transaction. Set AdrClr of ATF status register clears the AdrCounter to 0 and clear
ConErr of ATF status register to 0. Setting Control1 (bit 4) of ATF status register to 1 writes control bit with
1 for RAM test write transaction.
Set RAMTest (bit 5) of ATF Status register to 1 to enable RAM Test mode. A write to Address C0h writes
{Control1, DATA0–DATA31} to the location pointed by AdrCounter. A read from Address C0h reads from
the location pointed by AdrCounter. Control bit value can be determined by checking ConErr (bit 2) and
Control1(bit 4) of ATF status register.
Table 3–13. Control Bit Value
ConErr
Control1
Control Bit Value
1
1
0
0
1
1
1
0
1
0
0
0
Another way to read the control bit value is to read the cd bit (bit 1) of the GRF status register before reading
a quadlet from address C0h in RAM test mode. The cd bit contains the control bit value pointed to by the
current address counter.
ATF start address is 0. ITF start address is equal to ATF size. GRF start address is equal to (ATF size + ITF
size). FIFO operation temporarily stops during RAM test mode. Clear RAMTest (bit 5) of ATF status register
to 0 resumes normal FIFO operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。