參數(shù)資料
型號(hào)： TSB12LV01APZ
廠商： Texas Instruments, Inc.
英文描述： High-Speed Serial-Bus Link-Layer Controller
中文描述： 高速串行總線鏈路層控制器
文件頁(yè)數(shù)： 46/71頁(yè)
文件大?。?/td> 267K
代理商： TSB12LV01APZ
4–8
4.5
The transmit format of the phy configuration packet is shown in Figure 4–8. The phy configuration packet
contains three quadlets, which are loaded in the ATF. The first quadlet is the tCode for an unformatted
packet. This is written into ATF_First at address 80h and has a value of 0000_00E0h. The second quadlet
consists of actual data. This is written into the ATF_Continue at address 84h and has a value of the first
quadlet of the phy configuration packet. The third quadlet is almost the inverse of the second quadlet. The
first 16 bits of the third quadlet are the inverse of the first 16 bits of the second quadlet. The final 16 bits of
the third quadlet are all ones (1). This is written into the ATF_Continue & Update at address 8Ch and has
a value of the second quadlet of the phy configuration packet.
Phy Configuration Transmit
There is a possibility of a false header error on receipt of a phy configuration packet. If the first 16 bits of
a phy configuration packet (see Figure 4–8) happen to match the destination identifier of a node (bus number
and node number), the TSB12LV01A on that node issues a header error since the node misinterprets the
phy configuration packet as a data packet addressed to the node. The suggested solution to this potential
problem is to assign bus numbers that all have the most significant (MS) bit set to 1. Since the all-ones case
is reserved for addressing the local bus, this leaves only 511 available unique bus identifiers. This is an
artifact of the IEEE 1394-1995 standard.
0
1 2
3
4
5 6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
1
1
1
0
0
0
0
0
0
0
0
0 0
0
0
0
logical inverse of first 16 bits of first quadlet
root_ID
gap_cnt
0
0
R T
1
1
1
0
0
0
0
0
0
0
0
0 0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1 1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0 0
0
0
0
Figure 4–8. Phy Configuration Format
Table 4–8. Phy Configuration Functions
FIELD NAME
DESCRIPTION
00
This field is the phy configuration packet identifier.
root_ID
This field is the physical_ID of the node to have its force_root bit set (only meaningful when
R is set).
R
When R is set, the force-root bit of the node identified in root_ID is set and the force_root bit
of all other nodes are cleared. When R is cleared, root_ID is ignored.
T
When T is set, the PHY_CONFIGURATION.gap_count field of all the nodes is set to the value
in the gap_cnt field.
gap_cnt
This field contains the new value for PHY_CONFIGURATION.gap_count for all nodes. This
value goes into effect immediately upon receipt and remains valid after the next bus reset.
After the second reset, gap_cnt is set to 63h unless a new phy configuration packet is
received.
A phy configuration packet with R = 0, and T = 0 is reserved and is ignored when received.
相關(guān)PDF資料
PDF描述
TSB3055 IC APEX 20KE FPGA 300K 240-PQFP
TSB41AB3 IC APEX 20KE FPGA 400K 672-FBGA
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV01B 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER
TSB12LV01B-EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App.
TSB12LV01BIPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BIPZTEP 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*