參數(shù)資料
型號(hào): TSB12LV01APZ
廠商: Texas Instruments, Inc.
英文描述: High-Speed Serial-Bus Link-Layer Controller
中文描述: 高速串行總線鏈路層控制器
文件頁(yè)數(shù): 63/71頁(yè)
文件大小: 267K
代理商: TSB12LV01APZ
7–3
7.5.1.2
TSB12LV01A Read-Register Request
Table 7–5. Read-Register Request Functions (Length of Stream: 9 Bits)
BIT(S)
NAME
DESCRIPTION
0
Start bit
Start bit indicates the beginning of the transfer (always set).
1–3
Request type
Request type indicates the type of request function (see Table 7–7 for the encoding of
this field).
4–7
Address
These bits contain the address of the phy register to be read.
8
Stop bit
Stop bit indicates the end of the transfer (always cleared).
7.5.1.3
TSB12LV01A Write-Register Request
Table 7–6. Write-Register Request (Length of Stream: 17 Bits)
BIT(S)
NAME
DESCRIPTION
0
Start bit
Start bit indicates the beginning of the transfer (always set).
1–3
Request type
Request type indicates the type of request (see Table 7–7 for the encoding of this field).
4–7
Address
These bits contain the address of the phy register to be written to.
8–15
Data
These bits contain the data that is to be written to the specified register address.
16
Stop bit
Stop bit indicates the end of the transfer (always cleared).
7.5.1.4
Request-Type Field for TSB12LV01A Request
Table 7–7. TSB12LV01A Request Functions
LREQ1 –
LREQ3
NAME
DESCRIPTION
000
TakeBus
Immediate request. Upon detection of an idle, take control of the bus immediately (no
arbitration) for asynchronous packet ACK response.
001
IsoReq
Isochronous request. IsoReq arbitrates for control of the bus after an isochronous gap.
010
PriReq
Priority request. PriReq arbitrates for control of the bus after a fair gap and ignores the fair
protocol.
011
FairReq
Fair request. FairReq arbitrates for control of the bus after a fair gap and uses the fair
protocol.
100
RdReg
Read request. RdReg returns the specified register contents through a status transfer.
101
WrReg
Write request. WrReg writes to the specified register.
110, 111
Reserved
Reserved
7.5.1.5
Request-Speed Field for TSB12LV01A Request
Table 7–8. TSB12LV01A Request-Speed Functions
LREQ4, LREQ5
DATA RATE
00
100 Mbits/s
01
200 Mbits/s
10
400 Mbits/s
11
Reserved
相關(guān)PDF資料
PDF描述
TSB3055 IC APEX 20KE FPGA 300K 240-PQFP
TSB41AB3 IC APEX 20KE FPGA 400K 672-FBGA
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV01B 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER
TSB12LV01B-EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App.
TSB12LV01BIPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BIPZTEP 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER