- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98081 > SII3512ECTU128 PCI BUS CONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | SII3512ECTU128 |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP128 |
| 封裝： | LEAD FREE, TQFP-128 |
| 文件頁(yè)數(shù)： | 66/132頁(yè) |
| 文件大?。?/td> | 3011K |
| 代理商： | SII3512ECTU128 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
SiI3512 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
DS-0102-D01
2007-2010 Silicon Image, Inc. All rights reserved.
31
CONFIDENTIAL
Bit 01: Memory Space (R/W) – Memory Space Enable. This bit set enables the SiI3512 device to respond to PCI
memory space access.
Bit 00: IO Space (R/W) – IO Space Enable. This bit set enables the SiI3512 controller to respond to PCI IO space
access.
PCI Class Code – Revision ID
Address Offset: 0x08
Access Type: Read/Write
Reset Value: 0x0180_0001 or 0x0104_0001
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
PCI Class Code
PCI Prog Int
IDE
1
M
od
e
P
rog
IDE
1
P
wr
-Up
M
od
e
IDE
0
M
od
e
P
rog
IDE
0
P
wr
-U
p
M
od
e
Revision ID
This register defines the various control functions associated with the PCI bus. The register bits are defined below.
Bit [31:08]: PCI Class Code (R) – PCI Class Code. This value in this bit field is determined by any one of three
options:
1)
The default value, set by an external jumper on the FL_ADDR[00]/IDE_CFG pin:
1.
If IDE_CFG = 0, the value is 0x010400 for RAID mode
2.
If IDE_CFG = 1, the value is 0x018000 for Mass Storage class
2)
Loaded from an external memory device: If an external memory device — flash or EEPROM — is
present with the correct signature, the PCI Class Code is loaded from that device after reset. See Auto-
Initialization section on page 25 for additional information.
3)
System programmable: If Bit 0 of the Configuration register (0x40) is set the three bytes are system
programmable.
Bit [07:00]: Revision ID (R) – Chip Revision ID. This bit field is hardwired to indicate the revision level of the
chip design; revision 0x01 is defined for the production version.
BIST – Header Type – Latency Timer – Cache Line Size
Address Offset: 0x0C
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
BIST
Header Type
Latency Timer
Cache Line Size
This register defines the various control functions associated with the PCI bus. The register bits are defined below.
Bit [31:24]: BIST (R) – This bit field is hardwired to 0x00.
Bit [23:16]: Header Type (R) – This bit field is hardwired to 0x00.
Bit [15:08]: Latency Timer (R/W). This bit field is used to specify the time in number of PCI clocks, the SiI3512
device as a master is still allowed to control the PCI bus after its GRANT_L is de-asserted. The lower four bits
[0B:08] are hardwired to 0x0, resulting in a time granularity of 16 clocks.
Bit [07:00]: Cache Line Size (R/W). This bit field is used to specify the system cache line size in terms of 32-bit
words. The upper 2 bits are not used, resulting in a maximum size of 64 32-bit words. With the SiI3512 controller
as a master, initiating a read transaction, it issues PCI command Read Multiple in place when empty space in its
FIFO is larger than the value programmed in this register. If this value is set to 0x00, SiI3512 controller will
disable PCI command Read Multiple.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
| SII3531A | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to Serial ATA Controller |
| SII3531ACNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 48-Pin QFN EP |
| SII3611 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。