- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C63653F 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, CQFP100 PDF資料下載
參數(shù)資料
| 型號： | S1C63653F |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, CQFP100 |
| 封裝： | CERAMIC, QFP15-100 |
| 文件頁數(shù)： | 11/121頁 |
| 文件大小： | 1127K |
| 代理商： | S1C63653F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
100
EPSON
S1C63653 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)
4.13.2 Interrupt mask
The interrupt factor flags can be masked by the corresponding interrupt mask registers.
The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is
written to them, and masked (interrupt inhibited) when "0" is written to them.
At initial reset, the interrupt mask register is reset to "0".
Table 4.13.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.
Table 4.13.2.1 Interrupt mask registers and interrupt factor flags
ICTC1
ICTC0
IPT1
IPT0
IK0
IK1
IT3
IT2
IT1
IT0
IRFB
IRFM
(FFF0HD1)
(FFF0HD0)
(FFF1HD1)
(FFF1HD0)
(FFF3HD0)
(FFF4HD0)
(FFF5HD3)
(FFF5HD2)
(FFF5HD1)
(FFF5HD0)
(FFF7HD1)
(FFF7HD0)
Interrupt factor flag
ECTC1
ECTC0
EIPT1
EIPT0
EIK0
EIK1
EIT3
EIT2
EIT1
EIT0
EIRFB
EIRFM
(FFE0HD1)
(FFE0HD0)
(FFE1HD1)
(FFE1HD0)
(FFE3HD0)
(FFE4HD0)
(FFE5HD3)
(FFE5HD2)
(FFE5HD1)
(FFE5HD0)
(FFE7HD1)
(FFE7HD0)
Interrupt mask register
4.13.3 Interrupt vector
When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program
being executed is terminated, the interrupt processing is executed in the following order.
1
The content of the flag register is evacuated, then the I flag is reset.
2
The address data (value of program counter) of the program to be executed next is saved in the stack
area (RAM).
3
The interrupt request causes the value of the interrupt vector (0100H–010EH) to be set in the program
counter.
4
The program at the specified address is executed (execution of interrupt processing routine by
software).
Table 4.13.3.1 shows the correspondence of interrupt requests and interrupt vectors.
Table 4.13.3.1 Interrupt request and interrupt vectors
Interrupt vector
0100H
0102H
0104H
0106H
0108H
010AH
010CH
010EH
Interrupt factor
Watchdog timer
R/f converter
Programmable timer
–
K00–K03 input
K10–K13 input
Clock timer
–
Priority
High
Low
The four low-order bits of the program counter are indirectly addressed through the interrupt request.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C6F567D0A0100 | MICROCONTROLLER, UUC141 |
| S1C6N3B0D0A0100 | MICROCONTROLLER, UUC54 |
| S1C6P366D0A0100 | 4-BIT, FLASH, 4.1 MHz, MICROCONTROLLER, UUC102 |
| S1C6P466D0A0A00 | MICROCONTROLLER, UUC140 |
| S1C6S2L7D | 4-BIT, MROM, 0.032 MHz, MICROCONTROLLER, UUC58 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C63656 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63657 | 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller |
| S1C63658 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63666 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63709 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。