
MOTOROLA
Illustrations
xliii
ILLUSTRATIONS
Figure
Number
Title
Page
Number
29-62
29-61
29-63
29-64
29-65
30-1
30-2
30-3
30-4
30-5
30-6
30-7
30-8
30-9
30-10
31-1
31-2
31-3
31-4
31-5
31-6
31-7
31-8
31-9
32-1
32-2
33-1
33-2
33-3
33-4
33-5
33-6
33-7
33-8
33-9
33-10
33-11
33-12
34-1
34-2
34-3
34-4
34-5
FCC Transmit Internal Rate Clocking...................................................................29-89
FCC Transmit Internal Rate Registers (FTIRRx)..................................................29-89
COMM_INFO Field..............................................................................................29-90
AAL1 SRTS Generation Using External Logic ....................................................29-91
AAL1 SRTS Clock Recovery Using External Logic............................................29-92
Ethernet Frame Structure.........................................................................................30-1
Ethernet Block Diagram .........................................................................................30-3
Connecting the MPC8260 to Ethernet.....................................................................30-5
Ethernet Address Recognition Flowchart..............................................................30-16
FCC Ethernet Mode Registers (FPSMR) ..............................................................30-20
Ethernet Event Register (FCCE)/Mask Register (FCCM) ....................................30-22
Ethernet Interrupt Events Example........................................................................30-23
Fast Ethernet Receive Buffer (RxBD)...................................................................30-24
Ethernet Receiving Using RxBDs.........................................................................30-26
Fast Ethernet Transmit Buffer (TxBD)..................................................................30-27
HDLC Framing Structure........................................................................................31-2
HDLC Address Recognition Example.....................................................................31-5
HDLC Mode Register (FPSMR).............................................................................31-8
FCC HDLC Receiving Using RxBDs ...................................................................31-10
FCC HDLC Receive Buffer Descriptor (RxBD)...................................................31-11
FCC HDLC Transmit Buffer Descriptor (TxBD) .................................................31-12
HDLC Event Register (FCCE)/Mask Register (FCCM).......................................31-14
HDLC Interrupt Event Example............................................................................31-16
FCC Status Register (FCCS).................................................................................31-16
In-Line Synchronization Pattern..............................................................................32-3
Sending Transparent Frames between MPC8260s..................................................32-4
SPI Block Diagram..................................................................................................33-1
Single-Master/Multi-Slave Configuration...............................................................33-3
Multimaster Configuration ......................................................................................33-5
SPMODE—SPI Mode Register...............................................................................33-6
SPI Transfer Format with SPMODE[CP] = 0 .........................................................33-7
SPI Transfer Format with SPMODE[CP] = 1 .........................................................33-7
SPIE/SPIM—SPI Event/Mask Registers.................................................................33-9
SPCOM—SPI Command Register........................................................................33-10
RFCR/TFCR—Function Code Registers ..............................................................33-12
SPI Memory Structure...........................................................................................33-13
SPI RxBD ..............................................................................................................33-14
SPI TxBD...............................................................................................................33-15
I
2
C Controller Block Diagram.................................................................................34-1
I
2
C Master/Slave General Configuration ................................................................34-2
I
2
C Transfer Timing................................................................................................34-3
I
2
C Master Write Timing.........................................................................................34-4
I
2
C Master Read Timing .........................................................................................34-5