
xxiv
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
Chapter 27
Multi-Channel Controllers (MCCs)
27.1
27.2
27.3
27.4
27.5
27.6
27.6.1
27.6.2
27.6.3
27.6.4
27.7
27.7.1
27.8
27.9
27.10
27.10.1
27.10.1.1
27.11
27.11.1
27.11.2
27.12
27.12.1
27.12.2
27.13
Features...............................................................................................................27-1
MCC Data Structure Organization.....................................................................27-2
Global MCC Parameters.....................................................................................27-3
Channel Extra Parameters ..................................................................................27-5
Super-Channel Table..........................................................................................27-5
Channel-Specific HDLC Parameters..................................................................27-8
Internal Transmitter State (TSTATE) ............................................................27-9
Interrupt Mask (INTMSK).............................................................................27-9
Channel Mode Register (CHAMR)..............................................................27-10
Internal Receiver State (RSTATE)...............................................................27-11
Channel-Specific Transparent Parameters........................................................27-12
Channel Mode Register (CHAMR)—Transparent Mode ............................27-13
MCC Configuration Registers (MCCFx).........................................................27-15
MCC Commands..............................................................................................27-16
MCC Exceptions...............................................................................................27-17
MCC Event Register (MCCE)/Mask Register (MCCM).............................27-18
Interrupt Table Entry................................................................................27-19
MCC Buffer Descriptors ..................................................................................27-21
Receive Buffer Descriptor (RxBD)..............................................................27-21
Transmit Buffer Descriptor (TxBD).............................................................27-23
MCC Initialization and Start/Stop Sequence....................................................27-24
Single-Channel Initialization........................................................................27-25
Super Channel Initialization.........................................................................27-26
MCC Latency and Performance.......................................................................27-26
Chapter 28
Fast Communications Controllers (FCCs)
28.1
28.2
28.3
28.4
28.5
28.6
28.7
28.7.1
28.8
28.8.1
28.8.2
Overview ............................................................................................................28-2
General FCC Mode Registers (GFMRx)............................................................28-3
FCC Protocol-Specific Mode Registers (FPSMRx)...........................................28-7
FCC Data Synchronization Registers (FDSRx).................................................28-7
FCC Transmit-on-Demand Registers (FTODRx) ..............................................28-7
FCC Buffer Descriptors......................................................................................28-8
FCC Parameter RAM.......................................................................................28-10
FCC Function Code Registers (FCRx).........................................................28-13
Interrupts from the FCCs..................................................................................28-13
FCC Event Registers (FCCEx).....................................................................28-14
FCC Mask Registers (FCCMx)....................................................................28-14