
x
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
7.2.5.2
7.2.5.2.1
7.2.5.2.2
7.2.6
7.2.6.1
7.2.6.1.1
7.2.6.1.2
7.2.6.2
7.2.6.2.1
7.2.6.2.2
7.2.7
7.2.7.1
7.2.7.1.1
7.2.7.1.2
7.2.7.2
7.2.7.2.1
7.2.7.2.2
7.2.8
7.2.8.1
7.2.8.1.1
7.2.8.1.2
7.2.8.2
7.2.8.2.1
7.2.8.2.2
7.2.8.3
7.2.8.3.1
7.2.8.3.2
Address Retry (ARTRY)............................................................................7-11
Address Retry (ARTRY)—Output.........................................................7-11
Address Retry (ARTRY)—Input...........................................................7-11
Data Bus Arbitration Signals..........................................................................7-12
Data Bus Grant (DBG)...............................................................................7-12
Data Bus Grant (DBG)—Input ..............................................................7-12
Data Bus Grant (DBG)—Output............................................................7-12
Data Bus Busy (DBB)................................................................................7-13
Data Bus Busy (DBB)—Output.............................................................7-13
Data Bus Busy (DBB)—Input................................................................7-13
Data Transfer Signals.....................................................................................7-13
Data Bus (D[0–63])....................................................................................7-13
Data Bus (D[0–63])—Output.................................................................7-14
Data Bus (D[0–63])—Input ...................................................................7-14
Data Bus Parity (DP[0–7]).........................................................................7-14
Data Bus Parity (DP[0–7])—Output......................................................7-14
Data Bus Parity (DP[0–7])—Input.........................................................7-15
Data Transfer Termination Signals ................................................................7-15
Transfer Acknowledge (TA)......................................................................7-15
Transfer Acknowledge (TA)—Input......................................................7-15
Transfer Acknowledge (TA)—Output...................................................7-16
Transfer Error Acknowledge (TEA) ..........................................................7-16
Transfer Error Acknowledge (TEA)—Input..........................................7-16
Transfer Error Acknowledge (TEA)—Output.......................................7-17
Partial Data Valid Indication (PSDVAL)...................................................7-17
Partial Data Valid (PSDVAL)—Input ...................................................7-17
Partial Data Valid (PSDVAL)—Output.................................................7-18
Chapter 8
The 60x Bus
8.1
8.2
8.2.1
8.2.2
8.3
8.3.1
8.3.2
8.4
8.4.1
8.4.2
8.4.3
Terminology.........................................................................................................8-1
Bus Configuration.................................................................................................8-2
Single MPC8260 Bus Mode.............................................................................8-2
60x-Compatible Bus Mode...............................................................................8-3
60x Bus Protocol Overview..................................................................................8-4
Arbitration Phase..............................................................................................8-5
Address Pipelining and Split-Bus Transactions...............................................8-7
Address Tenure Operations..................................................................................8-7
Address Arbitration..........................................................................................8-7
Address Pipelining............................................................................................8-9
Address Transfer Attribute Signals................................................................8-10