
xii
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
9.8
9.9
9.10
System Clock Control Register (SCCR) ..............................................................9-8
System Clock Mode Register (SCMR) ................................................................9-9
Basic Power Structure ........................................................................................9-10
Chapter 10
Memory Controller
10.1
10.2
10.2.1
10.2.2
10.2.3
10.2.4
10.2.5
10.2.6
10.2.7
10.2.8
10.2.9
10.2.10
10.2.11
10.2.12
10.2.13
10.3
10.3.1
10.3.2
10.3.3
10.3.4
10.3.5
10.3.6
10.3.7
10.3.8
10.3.9
10.3.10
10.3.11
10.3.12
10.3.13
10.3.14
10.4
10.4.1
10.4.2
10.4.3
10.4.4
Features...............................................................................................................10-3
Basic Architecture..............................................................................................10-5
Address and Address Space Checking...........................................................10-8
Page Hit Checking..........................................................................................10-9
Error Checking and Correction (ECC)...........................................................10-9
Parity Generation and Checking.....................................................................10-9
Transfer Error Acknowledge (TEA) Generation............................................10-9
Machine Check Interrupt (MCP) Generation.................................................10-9
Data Buffer Controls (BCTLx) ....................................................................10-10
Atomic Bus Operation..................................................................................10-10
Data Pipelining ............................................................................................10-10
External Memory Controller Support...........................................................10-11
External Address Latch Enable Signal (ALE)..............................................10-11
ECC/Parity Byte Select (PBSE)...................................................................10-11
Partial Data Valid Indication (PSDVAL).....................................................10-12
Register Descriptions........................................................................................10-13
Base Registers (BR
x
)...................................................................................10-14
Option Registers (ORx)................................................................................10-16
60x SDRAM Mode Register (PSDMR).......................................................10-21
Local Bus SDRAM Mode Register (LSDMR) ............................................10-24
Machine A/B/C Mode Registers (MxMR)...................................................10-26
Memory Data Register (MDR).....................................................................10-28
Memory Address Register (MAR)...............................................................10-29
60x Bus-Assigned UPM Refresh Timer (PURT).........................................10-30
Local Bus-Assigned UPM Refresh Timer (LURT)......................................10-30
60x Bus-Assigned SDRAM Refresh Timer (PSRT)....................................10-31
Local Bus-Assigned SDRAM Refresh Timer (LSRT).................................10-32
Memory Refresh Timer Prescaler Register (MPTPR) .................................10-32
60x Bus Error Status and Control Registers (TESCRx)...............................10-33
Local Bus Error Status and Control Registers (L_TESCRx).......................10-33
SDRAM Machine.............................................................................................10-33
Supported SDRAM Configurations .............................................................10-35
SDRAM Power-On Initialization.................................................................10-35
JEDEC-Standard SDRAM Interface Commands.........................................10-35
Page-Mode Support and Pipeline Accesses .................................................10-36