
xviii
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
18.5.3
18.6
18.7
18.7.1
18.7.1.1
18.7.1.2
18.7.2
18.8
18.8.1
18.8.2
18.8.2.1
18.8.2.2
18.8.2.3
18.8.3
18.8.4
18.8.5
18.9
18.9.1
18.9.2
18.10
18.10.1
18.11
18.12
18.12.1
18.12.2
Controlling 60x Bus Bandwidth...................................................................18-12
IDMA Priorities................................................................................................18-12
IDMA Interface Signals....................................................................................18-12
DREQx and DACKx....................................................................................18-13
Level-Sensitive Mode...............................................................................18-13
Edge-Sensitive Mode ...............................................................................18-13
DONEx.........................................................................................................18-14
IDMA Operation...............................................................................................18-14
Auto Buffer and Buffer Chaining.................................................................18-15
IDMAx Parameter RAM..............................................................................18-16
DMA Channel Mode (DCM)...................................................................18-18
Data Transfer Types as Programmed in DCM.........................................18-20
Programming DTS and STS.....................................................................18-20
IDMA Performance......................................................................................18-22
IDMA Event Register (IDSR) and Mask Register (IDMR).........................18-22
IDMA BDs ...................................................................................................18-23
IDMA Commands............................................................................................18-26
start_idma Command....................................................................................18-26
stop_idma Command....................................................................................18-26
IDMA Bus Exceptions......................................................................................18-27
Externally Recognizing IDMA Operand Transfers......................................18-27
Programming the Parallel I/O Registers...........................................................18-28
IDMA Programming Examples........................................................................18-29
Peripheral-to-Memory Mode (60x Bus to Local Bus)—IDMA2.................18-29
Memory-to-Peripheral Fly-By Mode (Both on 60x Bus)—IDMA3............18-30
Chapter 19
Serial Communications Controllers (SCCs)
19.1
19.1.1
19.1.2
19.1.3
19.1.4
19.2
19.3
19.3.1
19.3.2
19.3.3
19.3.4
19.3.5
19.3.5.1
Features...............................................................................................................19-2
The General SCC Mode Registers (GSMR1–GSMR4).................................19-3
Protocol-Specific Mode Register (PSMR).....................................................19-9
Data Synchronization Register (DSR)............................................................19-9
Transmit-on-Demand Register (TODR).........................................................19-9
SCC Buffer Descriptors (BDs).........................................................................19-10
SCC Parameter RAM.......................................................................................19-13
SCC Base Addresses ....................................................................................19-15
Function Code Registers (RFCR and TFCR)...............................................19-15
Handling SCC Interrupts..............................................................................19-16
Initializing the SCCs.....................................................................................19-17
Controlling SCC Timing with RTS, CTS, and CD......................................19-18
Synchronous Protocols.............................................................................19-18