
MOTOROLA
Illustrations
xli
ILLUSTRATIONS
Figure
Number
Title
Page
Number
26-19
27-1
27-2
27-3
27-4
27-5
27-6
27-7
27-8
27-9
27-10
27-11
27-12
27-13
27-14
27-15
27-16
28-1
28-2
28-3
28-4
28-5
28-6
28-7
28-8
28-9
29-1
29-2
29-3
29-4
29-5
29-6
29-7
29-8
29-9
29-10
29-11
29-12
29-13
29-14
29-15
29-16
29-17
SMC GCI Event Register (SMCE)/Mask Register (SMCM)................................26-34
BD Structure for One MCC.....................................................................................27-3
Super Channel Table Entry......................................................................................27-5
Transmitter Super Channel Example.......................................................................27-6
Receiver Super Channel with Slot Synchronization Example ................................27-7
Receiver Super Channel without Slot Synchronization Example ...........................27-7
TSTATE High Byte.................................................................................................27-9
INTMSK Mask Bits...............................................................................................27-10
Channel Mode Register (CHAMR).......................................................................27-10
Rx Internal State (RSTATE) High Byte................................................................27-12
Channel Mode Register (CHAMR)—Transparent Mode......................................27-14
SI MCC Configuration Register (MCCF) .............................................................27-15
Interrupt Circular Table.........................................................................................27-17
MCC Event Register (MCCE)/Mask Register (MCCM) ......................................27-18
Interrupt Circular Table Entry...............................................................................27-20
MCC Receive Buffer Descriptor (RxBD) .............................................................27-21
MCC Transmit Buffer Descriptor (TxBD)............................................................27-23
FCC Block Diagram................................................................................................28-3
General FCC Mode Register (GFMR) ....................................................................28-3
FCC Memory Structure ...........................................................................................28-9
Buffer Descriptor Format ........................................................................................28-9
Function Code Register (FCRx)............................................................................28-13
Output Delay from RTS Asserted..........................................................................28-16
Output Delay from CTS Asserted..........................................................................28-17
CTS Lost................................................................................................................28-18
Using CD to Control Reception.............................................................................28-19
APC Scheduling Table Mechanism.......................................................................29-10
VBR Pacing Using the GCRA (Leaky Bucket Algorithm)...................................29-12
External CAM Data Input Fields...........................................................................29-14
External CAM Output Fields.................................................................................29-14
Address Compression Mechanism ........................................................................29-16
General VCOFFSET Formula for Contiguous VCLTs.........................................29-17
VP Pointer Address Compression .........................................................................29-18
VC Pointer Address Compression.........................................................................29-18
ATM Address Recognition Flowchart...................................................................29-19
MPC8260’s ABR Basic Model .............................................................................29-20
ABR Transmit Flow ..............................................................................................29-22
ABR Transmit Flow (Continued)..........................................................................29-23
ABR Transmit Flow (Continued)..........................................................................29-24
ABR Receive Flow................................................................................................29-25
Rate Format for RM Cells .....................................................................................29-26
Rate Formula for RM Cells ...................................................................................29-26
Performance Monitoring Cell Structure (FMCs and BRCs) .................................29-29