
MOTOROLA
Chapter 6. External Signals
6-11
Part III. The Hardware Interface
LCL_DP[0–3]
PCI_C/BE[0–3]
Local bus data parity—Local bus data parity input/output pins. In local bus write operations the
MPC8260 drives these pins. In local bus read operations the accessed device drives these pins.
LCL_DP[0] is driven with a value that gives odd parity with LCL_D[0–7]. LCL_DP[1] is driven with a
value that gives odd parity with LCL_D[8–15]. LCL_DP[2] is driven with a value that gives odd parity
with LCL_D[16–23]. LCL_DP[3] is driven with a value that gives odd parity with LCL_D[24–31].
PCI command/byte enable—PCI command/byte enable input/output pins. The MPC8260 drives
these pins when it is the initiator of a PCI transfer. During an address phase the PCI_C/BE[0–3]
defines the command, during the data phase PCI_C/BE[0–3] defines the byte enables.
IRQ0
NMI_OUT
Interrupt request 0—This input is one of the eight external lines that can request (by means of the
internal interrupt controller) a service routine from the core.
Non-maskable interrupt output—This is an output driven from MPC8260’s internal interrupt
controller. Assertion of this output indicates that an unmasked interrupt is pending in MPC8260’s
internal interrupt controller.
IRQ7
INT_OUT
APE
Interrupt request 7—This input is one of the eight external lines that can request (by means of the
internal interrupt controller) a service routine from the core.
Interrupt output—This is an output driven from MPC8260’s internal interrupt controller. Assertion of
this output indicates that an unmasked interrupt is pending in MPC8260’s internal interrupt
controller.
Address parity error—This output pin will be asserted when the MPC8260 detects wrong parity
driven on its address parity pins by an external master.
TRST
Test reset (JTAG)— Input only. This is the reset input to MPC8260’s JTAG/COP controller. See
Section 12.1, “Overview,” and Section 12.6, “Nonscan Chain Operation.”
TCK
Test clock (JTAG)—Input only. Provides the clock input for MPC8260’s JTAG/COP controller.
TMS
Test mode select (JTAG)—Input only. Controls the state of MPC8260’s JTAG/COP controller.
TDI
Test data in (JTAG)—Input only. Data input to MPC8260’s JTAG/COP controller.
TDO
Test data out (JTAG)—Output only. Data output from MPC8260’s JTAG/COP controller.
TRIS
Three-state—Asserting TRIS forces all other MPC8260’s pins to high impedance state.
PORESET
Power-on reset—When asserted, this input line causes the MPC8260 to enter power-on reset
state.
HRESET
Hard reset—This open drain line, when asserted causes the MPC8260 to enter hard reset state.
SRESET
Soft reset—This open drain line, when asserted causes the MPC8260 to enter the soft reset state.
QREQ
Quiescent request— Output only. Indicates that MPC8260’s internal core is about to enter its low
power mode. In the MPC8260 this pin will be typically used for debug purposes.
RSTCONF
RSTCONF -—Input used during reset configuration sequence of the chip. Find detailed explanation
of its function in Section 5.1.2, “Power-On Reset Flow,” and Section 5.4, “Reset Configuration.”
MODCK1
AP[1]
TC[0]
BNKSEL[0]
MODCK1—Clock mode input. Defines the operating mode of internal clock circuits.
Address parity 1—(Input/output)The 60x master that drives the address bus, drives also the
address parity signals. The value driven on address parity 1 pin should give odd parity (odd number
of 1s) on the group of signals that includes address parity 1 and A[8–15].
Transfer Code 0—The transfer code output pins supply information that can be useful for debug
purposes for each of the MPC8260’s initiated bus transactions.
Bank Select 0—The bank select outputs are used for selecting SDRAM bank when the MPC8260 is
in 60x compatible bus mode.
Table 6-1. External Signals (Continued)
Signal
Description