
MOTOROLA
Illustrations
xxxv
ILLUSTRATIONS
Figure
Number
Title
Page
Number
9-3
9-4
9-5
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
10-14
10-15
10-16
10-17
10-18
10-19
10-20
10-21
10-22
10-23
10-24
10-25
10-26
10-27
10-28
10-29
10-30
10-31
10-32
10-33
10-34
10-35
10-36
10-37
10-38
10-39
10-40
System Clock Control Register (SCCR)....................................................................9-8
System Clock Mode Register (SCMR)......................................................................9-9
Relationships of SCMR Parameters ........................................................................9-10
Dual-Bus Architecture.............................................................................................10-3
Memory Controller Machine Selection...................................................................10-6
Simple System Configuration..................................................................................10-7
Basic Memory Controller Operation.......................................................................10-8
Partial Data Valid for 32-Bit Port Size Memory, Double-Word Transfer ............10-13
Base Registers (BR
x
) ............................................................................................10-14
Option Registers (OR
x
)—SDRAM Mode ............................................................10-16
OR
x
—GPCM Mode.............................................................................................10-18
OR
x
—UPM Mode.................................................................................................10-20
60x/Local SDRAM Mode Register (PSDMR/LSDMR).......................................10-21
Machine x Mode Registers (MxMR).....................................................................10-26
Memory Data Register (MDR)..............................................................................10-29
Memory Address Register (MAR) ........................................................................10-29
60x Bus-Assigned UPM Refresh Timer (PURT)..................................................10-30
Local Bus-Assigned UPM Refresh Timer (LURT)...............................................10-30
60x Bus-Assigned SDRAM Refresh Timer (PSRT).............................................10-31
Local Bus-Assigned SDRAM Refresh Timer (LSRT)..........................................10-32
Memory Refresh Timer Prescaler Register (MPTPR)...........................................10-32
128-Mbyte SDRAM (Eight-Bank Configuration, Banks 1 and 8 Shown)............10-34
PRETOACT = 2 (2 Clock Cycles) ........................................................................10-39
ACTTORW = 2 (2 Clock Cycles).........................................................................10-39
CL = 2 (2 Clock Cycles)........................................................................................10-40
LDOTOPRE = 2 (-2 Clock Cycles).......................................................................10-40
WRC = 2 (2 Clock Cycles)....................................................................................10-41
RFRC = 4 (6 Clock Cycles)...................................................................................10-41
EAMUX = 1 ..........................................................................................................10-42
BUFCMD = 1........................................................................................................10-42
SDRAM Single-Beat Read, Page Closed, CL = 3.................................................10-43
SDRAM Single-Beat Read, Page Hit, CL = 3.......................................................10-43
SDRAM Two-Beat Burst Read, Page Closed, CL = 3..........................................10-43
SDRAM Four-Beat Burst Read, Page Miss, CL = 3.............................................10-44
SDRAM Single-Beat Write, Page Hit...................................................................10-44
SDRAM Three-Beat Burst Write, Page Closed ....................................................10-44
SDRAM Read-after-Read Pipeline, Page Hit, CL = 3 ..........................................10-45
SDRAM Write-after-Write Pipelined, Page Hit....................................................10-45
SDRAM Read-after-Write Pipelined, Page Hit.....................................................10-45
SDRAM Mode-Set Command Timing..................................................................10-46
Mode Data Bit Settings..........................................................................................10-47
SDRAM Bank-Staggered CBR Refresh Timing...................................................10-48
GPCM-to-SRAM Configuration............................................................................10-52