
xxxiv
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
4-20
4-21
4-22
4-23
4-24
4-25
4-26
4-27
4-28
4-29
4-30
4-31
4-32
4-33
4-34
4-35
4-36
4-37
4-38
4-39
4-40
5-1
5-2
5-3
5-4
5-5
5-6
6-1
7-1
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
9-1
9-2
Title
Page
Number
SIU External Interrupt Control Register (SIEXR)...................................................4-25
Bus Configuration Register (BCR)..........................................................................4-26
PPC_ACR................................................................................................................4-28
PPC_ALRH .............................................................................................................4-29
PPC_AALRL...........................................................................................................4-29
LCL_ACR................................................................................................................4-29
LCL_ALRH.............................................................................................................4-30
LCL_ALRL .............................................................................................................4-31
SIU Model Configuration Register (SIUMCR).......................................................4-31
Internal Memory Map Register (IMMR).................................................................4-34
System Protection Control Register (SYPCCR)......................................................4-35
The 60x Bus Transfer Error Status and Control Register 1 (TESCR1)...................4-36
60x Bus Transfer Error Status and Control Register 2 (TESCR2)..........................4-37
Local Bus Transfer Error Status and Control Register 1 (L_TESCR1) ..................4-38
Local Bus Transfer Error Status and Control Register 2 (L_TESCR2) ..................4-39
Time Counter Status and Control Register (TMCNTSC) .......................................4-40
Time Counter Register (TCMCNT) ........................................................................4-41
Time Counter Alarm Register (TMCNTAL) ..........................................................4-42
Periodic Interrupt Status and Control Register (PISCR).........................................4-42
Periodic interrupt Timer Count Register (PITC).....................................................4-43
Periodic Interrupt Timer Register (PITR)................................................................4-44
Reset Status Register (RSR)......................................................................................5-4
Reset Mode Register (RMR).....................................................................................5-5
Hard Reset Configuration Word................................................................................5-8
Single Chip with Default Configuration..................................................................5-10
Configuring a Single Chip from EPROM ...............................................................5-10
Configuring Multiple Chips.....................................................................................5-11
MPC8260 External Signals........................................................................................6-2
PowerPC Signal Groupings.......................................................................................7-2
Single MPC8260 Bus Mode......................................................................................8-3
60x-Compatible Bus Mode........................................................................................8-4
Basic Transfer Protocol .............................................................................................8-5
Address Bus Arbitration with External Bus Master..................................................8-9
Address Pipelining...................................................................................................8-10
Interface to Different Port Size Devices..................................................................8-17
Retry Cycle..............................................................................................................8-24
Single-Beat and Burst Data Transfers .....................................................................8-28
128-Bit Extended Transfer to 32-Bit Port Size........................................................8-29
Burst Transfer to 32-Bit Port Size...........................................................................8-30
Data Tenure Terminated by Assertion of TEA........................................................8-31
MEI Cache Coherency Protocol—State Diagram (WIM = 001).............................8-32
System PLL Block Diagram......................................................................................9-5
PLL Filtering Circuit .................................................................................................9-8