- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 68/114頁 |
| 文件大?。?/td> | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
56
FUJIFUILM MICRODEVICES CO., LTD.
Ver 1.10
5-1-3
DMA transfer
The MD8412B supports the DMA transfer functions to assure the method of data transfer with the transmission/reception
buffer. The DMA mode is supported only that the DMA service request signal (DREQ) is of a level sense. Only one objec-
tive buffer for DMA transfer can be selected with the SelectDreq bit. Whether the DREQ signal should be made valid or
not is controlled by the DreqEn bit. For DreqEn="1", the DREQ signal is valid, Table 5-1-3 shows the assert/negate condi-
tions of the DREQ signal. For DreqEn="0" the DREQ signal always stays in the negate state.
When transferring the transmission data, necessary data size is defined at the external DMAC and then data transfer is
effected. Since then, DMA transfer is effected by setting DreqEn at "1" and issuing a DREQ request toward the DMAC.
When transferring the reception data to the host side, the data length is read first and its value is set at the DMAC then
execute the DMAC. Since then, DMA transfer is effected by setting DreqEn at "1" and issuing a DREQ request toward the
DMAC.
Figure 5-1-2 DMA Transfer Timing
Described below is an additional explanation about the NEGATE timing for the DMA service request signal (REQ). As
shown in Table 5-1-3, the NEGATE conditions are created when the internal buffer is for Full-1 Quadlet. When full writ-
ing is conducted by entering the WR# input, the DREQ signal is negated as shown in Fig. 5-1-2.
SelectDreq Bit Destination Buffer
DREQ Assert Condition
DREQ Negate Condition
00b
ATF
When ATF buffer is not full.
When ATF buffer is full. (ATFFull="1")
01b
ARF
When data remain in ARF buffer. When ARF buffer is full. (ARFEmpty="1")
10b
ITF/IRF
When ITF buffer is not full.
When ITF buffer is full. (ITFFull="1")
11b
IRF
When data remain in IRF buffer.
When IRF buffer is full. (IRFEmpty="1")
Table 5-1-3 DREQ Signal Assert / Negate Conditions
DREQ
DACK#
RD#
WR#
HD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。