參數(shù)資料
型號(hào): MD8412B
廠商: Electronic Theatre Controls, Inc.
英文描述: LINK(IEEE 1394)
中文描述: 鏈接(1394)
文件頁(yè)數(shù): 28/114頁(yè)
文件大?。?/td> 577K
代理商: MD8412B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
MD8412B
16
FUJIFUILM MICRODEVICES CO., LTD.
Ver 1.10
Bit6
RxPhyPkt
: Receive Phy Packet bit (RW -initial value: 0b)
= Phy Packet isn’t stored in the buffer.
= Phy Packet is stored in the buffer.
It is configured by this bit whether it isn’t put if received PHY control packet is put in the buffer area for the
reception.
When the PHY received PingPacket has more than 4 port, that SelfID Packet isn’t stored in the ARF buffer.
And, that PHY Control Packet isn’t stored in the ARF buffer when the invert data of the PHY Control Packet
is different.
0
1
Bit 10~8
BusyCtrl
: Busy Control bit (RW- Initial value: 000b)
000 = A Busy Acknowledge is returned according to the dual phase retry protocol only if there is no
vacancy of one packet to be received at the internal Async reception buffer.
001 = An Acknowledge is returned in BusyA status only if there is no vacancy of one packet to be received
at the internal Async reception buffer.
010 = An Acknowledge is returned in BusyB status only if there is no vacancy of one packet to be received
at the internal Async reception buffer.
011 = An Acknowledge is returned in BusyX status only if there is no vacancy of one packet to be received
at the internal Async reception buffer.
100 = A Busy Acknowledge is returned according to the dual phase retry protocol irrespective of whether
there is vacancy of one packet to be received at the internal Async reception buffer.
101 = An Acknowledge is returned in BusyA status for all packets received irrespective of whether there is
vacancy of one packet to be received at the internal Async reception buffer.
110 = An Acknowledge is returned in BusyB status for all packets received irrespective of whether there is
vacancy of one packet to be received at the internal Async reception buffer.
111 = An Acknowledge is returned in BusyX status for all packets received irrespective of whether there is
vacancy of one packet to be received at the internal Async reception buffer.
When the MD8412B node is of inbound and a busy status acknowledge is returned for the packet from the
outbound node transmitted to MD8412B, contents of that status are set in this register.
Bit 12
WritePending
: Write Request Ack-Pending bit (RW- Initial value: 1b)
= Ack-Complete is returned when reception is normal with Ack code for Write Request packet.
= Ack-Pending is returned when reception is normal with Ack code for Write Request packet.
When a Write Request packet is normally received, the Ack code generally returns Ack-Complete. If the
packet cannot be received normally, due to lack of buffer capacity or the like, Ack-Busy is returned. When this
bit is set at
"1"
the Ack code returns Ack-Pending under the condition that reception is normal. In other words,
Split Transaction of Write Request is to be executed. Upon completion of Write Request processing, the host is
required to transmit a Write Response packet. The table below shows types of Ack codes to be sent back for
each packet. Items mark by O are Ack codes.
0
1
相關(guān)PDF資料
PDF描述
MDC3105LT1 RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK
MEGA128CAN Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER
MF-10KDS-R13-060 CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR
MF-10KDS-R13-061 CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes
MF-10KDS-R13-070 CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MD8451H-8/B 制造商:undefined 功能描述:
MD845A-R2 制造商:Black Box Corporation 功能描述:MODEM 202
MD845A-R2-W1 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2
MD845A-R2-W3 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2
MD8748H 制造商: 功能描述: 制造商:undefined 功能描述: