- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 41/114頁 |
| 文件大小： | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
Ver 1.10
FUJIFUILM MICRODEVICES CO., LTD.
29
3-2-19 Interrupt Register
Index
54h
Initial value
0000 0000h
By reading out data from this register, the host can know a variety of interrupt factors in MD8412B. All bits in this regis-
ter indicate with "1" an interrupt factor has arisen.
Bit 3
CmdReset
: Command Reset bit (RW- Initial value: 0b)
This bit is set at "1" when a packet is received, addressed to the reset area in the CSR space.
Bit 4
CycleLost
: Cycle Lost bit (RW- Initial value: 0b)
If the MD8412B node is not of the Cycle Master, this bit is set at "1" when a CycleStart packet is received
and the internal cycle timer is updated, but the next CycleStart packet cannot be received in 250ìec by that
cycle timer.
Bit 5
CycleDone
: Cycle Done bit (RW- Initial value: 0b)
Set at "1" when a certain isochronous cycle is over.
Bit 6
CycleStart
: Cycle Start bit (RW- Initial value: 0b)
Set at "1" when a new isochronous cycle is started.
Bit 7
CycleSeconds
: Cycle Seconds bit (RW- Initial value: 0b)
Set at "1" when a cycle timer possessed by MD8412B has counted 1 second.
Bit 8
SentRej
: Sent Reject bit (RW- Initial value: 0b)
Set at "1" when an asynchronous packet is received, but this packet cannot be completely received because of
lack of a vacant space enough to accommodate the packet capacity in the receiving buffer, and a busy Acknowl-
edge packet is returned from MD8412B to the source node.
Bit 9
HdrErr
: Header Error bit (RW- Initial value: 0b)
Set at "1" during reception of a packet, if the received packet contains an error header. In such a case, in iso-
chronous reception, data transfer to that receiving buffer is not performed and this packet is canceled.
Bit 10
TCodeErr
: TCode Error bit (RW- Initial value: 0b)
Set at "1" during transmission of a packet, if a code not supported by MD8412B is set in the TCode area of
the packet header.
7
6
5
4
3
2
1
0
CycleSeconds
CycleStart
CycleDone
CycleLost
CmdReset
15
14
13
12
11
10
9
8
PhyInt
BusReset
BusResetFin PhyRegRcvd
AckErr
TCodeErr
HdrErr
SentRej
23
22
21
20
19
18
17
16
ATxEnd
IRFRxEnd
ITF/IRF
RxEnd
ARxEnd
ITxEnd
ITFNoTx
IRFFlush
ITF/IRF
Flush
31
30
29
28
27
26
25
24
ARFFlush
相關PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。