參數(shù)資料
型號(hào): MD8412B
廠商: Electronic Theatre Controls, Inc.
英文描述: LINK(IEEE 1394)
中文描述: 鏈接(1394)
文件頁(yè)數(shù): 21/114頁(yè)
文件大?。?/td> 577K
代理商: MD8412B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
MD8412B
Ver 1.10
FUJIFUILM MICRODEVICES CO., LTD.
9
Bit 0
TransmitEn
: Transmit Enable bit (RW- Initial value: 1b)
= Transmitter disabled
= Transmitter enabled
Setting is made to decide if the MD8412B transmitter is enabled or not. In the case of enable, the following
transmission is performed:
- Asynchronous packet
- Cycle start packet with a cycle master bit enabled
- Isochronous packet for cycle start
This bit is automatically set at
"
1
"
when a request for bus reset is received from the PHY chip.
0
1
Bit 1
ReceiveEn
: Receive Enable bit (RW- Initial value: 0b)
= Receiver disabled
= Receiver enabled
Setting is made to decide if the MD8412B receiver is enabled or not. In the case of enable, the following
reception is performed:
- Synchronous packet addressed from another node to this node
- Isochronous packet of the designated channel
- Reception in snoop mode
0
1
Bit 4
LPSOn
: Ink power status on bit (RW- initial value: 0b)
This bit is used to control the LPS signal supplied to the PHY chip. According to the status of the DIRECT
terminal, contents of output are different.
Bit 7
PhyIFRST
: PHY-LINK I/F Reset bit (RW- Initial value: 0b)
Selection is made to determine whether the initialization of PHY-LINK I/F is performed at the time of
default or at the timing defined by P1394a.
0
= Selection is performed at the timing of Default.
1
= Selection is performed at the timing defined by P1394a.
Bit 16
CycleTimerEn
: Cycle Timer Enable bit (RW- Initial value: 1b)
= Cycle timer disabled
= Cycle timer enabled
Setting is made to decide if the MD8412B cycle timer is enabled or not.
0
1
Bit 17
CycleMaster
: Cycle Master bit (RW- Initial value: 1b)
= Receiving a cycle start packet from a node in another route, cycle timer control is effected. To be set
at
"
1
"
when this node cannot belong to an ordinary route.
= When this bit is
"
1
"
cycle start packet is generated each time the MD8412B cycle timer carries.
0
1
DIRECT
LPSOn
LPS output
1
0
0
1
1
1
0
0
0
0
1
Approx. 0.6 to 3.6MHz
clock (Duty 33%)
相關(guān)PDF資料
PDF描述
MDC3105LT1 RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK
MEGA128CAN Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER
MF-10KDS-R13-060 CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR
MF-10KDS-R13-061 CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes
MF-10KDS-R13-070 CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MD8451H-8/B 制造商:undefined 功能描述:
MD845A-R2 制造商:Black Box Corporation 功能描述:MODEM 202
MD845A-R2-W1 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2
MD845A-R2-W3 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2
MD8748H 制造商: 功能描述: 制造商:undefined 功能描述: