- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 22/114頁 |
| 文件大?。?/td> | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
10
FUJIFUILM MICRODEVICES CO., LTD.
Ver 1.10
Bit 18
CycleSource
: Cycle Source bit (RW- Initial value: 0b)
= The cycle timer is counted with 24.576MHz of the master clock that is a clock signal fed from the
PHY chip, in order to control the isochronous cycle.
= The cycle timer is updated at the rising point of a signal entered from the CYCLEIN terminal.
The updating source is set up for the internal timer that is in charge of isochronous time control.
0
1
Bit 22~20
IsoMode
: Isochronous Mode bit (RW- Initial value: 000b)
Settings of normal mode and auto-mode are made for both isochronous transmission and reception. The
number of corresponding isochronous channels is as specified below, according to the mode of transmission or
reception:
Bit 24
Little
: Little-endian bit (RW- Initial value: 0b)
= Data of ATF, ARF, ITF, IRF buffer are handled as a Big-endian.
= Data of ATF, ARF, ITF, IRF buffer are handled as a Little-endian.
0
1
Bit 29~28
DMAWidth
: DMA Transfer Data Width bit (RW- Initial value: 00b)
= 8-bit (Byte) transfer
= 16-bit (Word) transfer
= 32-bit (Quadlet) transfer
= Reservation
00
01
10
11
Isochronous Mode
Transmission
Reception
000
Normal
Normal
001
Normal
Auto
010
Auto
Normal
011
-
Auto
100
Auto
Auto
101
-
Normal
1xx
Reserved
Transmission in normal mode
No. of channels for packets where buffer areas are not full for each
isochronous cycle. For each cycle, however, the number of packets for
each channel is limited to 1.
Transmission in auto-mode
Limited to 1 channel. A normal mode is used if more channels are
needed to support.
Reception in normal mode
For "101", packets for maximum of 4 channels can be received. For
"010", however, the number of channels is limited to 3. Setting for chan-
nel designation is made at the IsoConfigReg.
Reception in auto-mode
Limited to 1 channel. Only for "011", however, 2-channel reception is
possible. In this case, routing is effected on the buffer for each channel.
(At that time, Isochronous transmission is disabled.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。