- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 40/114頁 |
| 文件大小： | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
28
FUJIFUILM MICRODEVICES CO., LTD.
Ver 1.10
This bit is used for transmission in IsoMode in cases other than 11bM It is also used for reception in the
case of "011b". It indicates that the isochronous buffer being accessed from the ITF/IRF Data register is full.
Bit 6
IRFEmpty
: IRF Empty bit (R- Initial value: 1b)
= Indicating a condition that the buffer is not empty
= Indicating a condition that the buffer is empty
0
1
Bit 12
DreqEn
: Dreq Enable bit (RW- Initial value: 0b)
= DREQ signal is left non-active at any time
= DREQ signal is turned active as the status of contents chosen by SelectDreq.
This bit is intended to make the DREQ signal valid.
0
1
Bit 14~13
SelectDreq
: Select Dreq bit (RW- Initial value: 00b)
= This bit is reflected on the DREQ signal as the status being equivalent to that of the ATFFull bit for
the buffer being accessed by the ATF Data register.
= This bit is reflected on the DREQ signal as the status being equivalent to that of the ATFEmpty bit for
the buffer being accessed by the ATF Data register.
= This bit is reflected on the DREQ signal as the status being equivalent to that of the ITFFull bit in the
transmission mode and that of IRFEmpty bit in the reception mode, for the buffer being accessed by
the ITF/IRF Data register.
= This bit is reflected on the DREQ signal as the status being equivalent to that of the IRFEmpty bit for
the buffer being accessed by the IRF Data register.
This register is used to determine what buffer status in the chip should be reflected on the DREQ signal.
00
01
10
11
Bit 24~16
IRFcount
: IRF count bit (R- Initial value: 00b)
This bit is used to indicate the data size in the Quadlet unit, stored in the buffer (IRF or ITF/IRF) chosen by
the SelectDreq bit in the auto-mode. Invalid if SelectDreq is 00,01.
If the first setting is made for SelectDreq or it is modified after the power supply has been turned on, it is nec-
essary to follow the procedures specified below, in order to read out the IRFcount data.
1. Set at DreqEn = "0"
2. SelectDreq is set for the required FIFO type.
3. After the completion of the above-mentioned setting, the data size stored in the required FIFO can be
read from the IRFcount.
相關PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。