參數(shù)資料
型號(hào): MC68HC05CJ4FB
廠商: MOTOROLA INC
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁(yè)數(shù): 72/114頁(yè)
文件大小: 361K
代理商: MC68HC05CJ4FB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
GENERAL RELEASE SPECIFICATION
MC68HC(7)05CJ4
SERIAL PERIPHERAL INTERFACE
MOTOROLA
Rev. 2.1
9-3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
9.2.4 Slave Select (SS)
In slave mode, the slave select (SS input) is generated by the master (parallel port
may be used) and used to “enable one” of several slaves to accept and/or return
data or “enable several” slaves to accept data. To insure a data byte transfer, the
SS signal must be low prior to occurrence of SCK1 and must not become high until
after the 8th (last) SCK1 cycle. Figure 9-2 shows the clock (SCK1) and data
relationship. Depending on the state of the CPHA control bit, the SS pin pulled low:
(1) allows the first bit of data onto the MISO system line for transfer and (2)
prevents the slave from reading or writing the data register. A further description of
the effect of the (SS) pin and (CPHA) control bit on the I/O data register is given in
the description of the (WCOL) status flag. The (WCOL) flag warns the slave if it has
had a conflict between a transmission and a write of the data register. A high level
on SS forces MISO to the high-impedance state. Also, SCK1 and MOSI are
ignored by the disabled slave.
In master mode, slave select (SS) input is monitored to assure that it stays false
(high). If slave select becomes true, the device immediately exits the master mode
and becomes a slave (MSTR = 0). Also, control bit (SPE) is forced to a zero
causing all SPI system pins to be inputs. An interrupt flag (MODF) is set warning
the device that the above events have occurred. The significance of this is that a
collision has occurred; that is, two devices have both become masters. This is
normally the result of software error, although some systems may allow the default
master to “knock all other masters off the bus” if an erroneous bus state is detected.
This is, of course, a catastrophic event and it is the responsibility of the default
master to completely “clean up” the system.
相關(guān)PDF資料
PDF描述
MC68HC05CL48 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112
MC68HC705CL48 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05CT4FB 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44
MC68HC05E16CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05CT4FB 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05CT4FN 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05D9 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive
MC68HC05E0 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05E0FN 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller