參數(shù)資料
型號(hào): MC68HC05CJ4FB
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁(yè)數(shù): 66/114頁(yè)
文件大?。?/td> 361K
代理商: MC68HC05CJ4FB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
GENERAL RELEASE SPECIFICATION
MOTOROLA
SERIAL COMMUNICATIONS INTERFACE
MC68HC(7)05CJ4
8-18
Rev. 2.1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
SBK — Send Break
To generate a break code (at least 10 or 11 contiguous zeros), a one is written
into this bit. As long as SBK remains set to a one, the transmitter will send zeros.
If SBK is toggled on and off, the transmitter will send only 10 (or 11) zeros and
then revert to mark idle or sending data.
8.4.4 SCI Status Register (SCSR)
The bits in this register are set by various conditions in the SCI hardware and are
automatically cleared by special acknowledge sequences. The receive-related flag
bits in SCSR (RDRF, IDLE, OR, NF, and FE) are all cleared by a read of the SCSR
register followed by a read of the Transmit/Receive Data Register. However, only
those bits which were set when SCSR was read will be cleared by the subsequent
read of the Transmit/Receive Data Register. The transmit-related bits in SCSR
(TDRE and TC) are cleared by a read of the SCSR register followed by a write to
the Transmit/Receive Data Register.
Read: anytime (used in auto clearing mechanism)
Write: has no meaning or effect
TDRE — Transmit Data Register Empty Flag
This bit is set when the byte in the transmit data register is transferred to the
serial shift register. New data will not be transmitted unless the SCSR register
is read before writing to the transmit data register. Reset sets this bit.
TC — Transmit Complete Flag
This bit is set to indicate that the SCI transmitter has no meaningful information
to transmit (no data in shifter, no preamble, no break). When TC is set, the serial
line will go idle (continuous mark). Reset sets this bit.
RDRF — Receive Data Register Full Flag
This bit is set when the contents of the receiver serial shift register is transferred
to the receiver data register.
Bit 7
654321
Bit 0
$0010
SCSR
Read:
TDRE
TC
RDRF
IDLE
OR
NF
FE
0
Write:
Reset:
11000000
= Unimplemented
Figure 8-11. SCI Status Register
相關(guān)PDF資料
PDF描述
MC68HC05CL48 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112
MC68HC705CL48 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05CT4FB 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44
MC68HC05E16CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05CT4FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05CT4FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05D9 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive
MC68HC05E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05E0FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller