- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45219 > MC68HC05CJ4FB (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05CJ4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 34/114頁 |
| 文件大小： | 361K |
| 代理商： | MC68HC05CJ4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
GENERAL RELEASE SPECIFICATION
MC68HC(7)05CJ4
INTERRUPTS
MOTOROLA
Rev. 2.1
4-3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
4.3 Software Interrupt (SWI)
The SWI is an executable instruction and a non-maskable interrupt: It is executed
regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled),
SWI executes after interrupts which were pending when the SWI was fetched, but
before interrupts generated after the SWI was fetched. The interrupt service
routine address is specified by the contents of memory locations $1FFC and
$1FFD.
4.4 External Interrupt
If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and
external) are disabled. Clearing the I bit enables interrupts. The interrupt request
is latched immediately following the falling edge of IRQ. It is then synchronized
internally and serviced as specified by the contents of $1FFA and $1FFB.
Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger
operation is selectable by writing to bit 3 of the T2CSR register.
NOTE
The internal interrupt latch is cleared in the first part of the interrupt
service routine; therefore, one external interrupt pulse could be
latched and serviced as soon as the I bit is cleared.
4.5 Timer 1 Interrupt
There are three different timer interrupt flags that cause a timer interrupt whenever
they are set and enabled. The interrupt flags are in the timer status register (TSR),
and the enable bits are in the timer control register (TCR). Any of these interrupts
will vector to the same interrupt service routine, located at the address specified by
the contents of memory location $1FF8 and $1FF9.
4.6 SCI Interrupt
There are five different SCI interrupt flags that cause an SCI interrupt whenever
they are set and enabled. The interrupt flags are in the SCI status register (SCSR),
and the enable bits are in the SCI control register 2 (SCCR2). Any of these
interrupts will vector to the same interrupt service routine, located at the address
specified by the contents of memory location $1FF6 and $1FF7.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05CL48 | 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC705CL48 | 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05CT4FB | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05E16CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。