- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45219 > MC68HC05CJ4FB (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05CJ4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 57/114頁 |
| 文件大小： | 361K |
| 代理商： | MC68HC05CJ4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
GENERAL RELEASE SPECIFICATION
MOTOROLA
SERIAL COMMUNICATIONS INTERFACE
MC68HC(7)05CJ4
8-10
Rev. 2.1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
8.3.2 Receiver Functional Operation
This receiver includes a receive serial shift register and a parallel receive data
register (This is called a double buffered system because after a complete
character is shifted in serially it is immediately moved to a parallel register so that
the subsequent character can be shifted in without requiring the CPU to
immediately service the first character.). The receive serial shift register is internal
to the receive logic and may not be read or written directly by the CPU. The input
of this serial shifter is connected to the majority sampling logic of the front end.
The receiver can operate in either of two formats as specified by the M control bit
in the SCCR1 register. The most common standard word format for NRZ serial
communication is one start bit (logic zero or space) followed by eight data bits (LSB
first) followed by one stop bit (logic one or mark). In addition to this standard format
this circuit provides hardware for a nine data bit format as follows: one start bit,
eight data bits (LSB first), ninth data bit, and one stop bit. If the nine data bit mode
is selected, software control (and overhead) of the ninth bit may be used to support
a number of special formats. The ninth data bit is positioned as R8 in the SCCR1
register. Some examples of its use include:
start, eight data, two stop bits
start, eight data, parity, one stop
w/ odd, even, mark, or space parity
start, seven data, parity, two stop bits
w/ odd, even, mark, or space parity
start, eight data, address/control, one stop bit
where address/control bit identifies special command words
The receive logic is enabled when the receive enable (RE) bit in the SCCR2
register is set to one. When RE is zero the receive logic is initialized and most of
the receiver front end logic is disabled. The receiver front end logic drives a state
machine (running off the RT clock) and provides the derived logic level for each bit
time. This state machine controls when the front end logic is to sample the RXD pin
and controls when data is to be passed to the receive serial shift register. Data is
shifted into the receive serial shift register according to the most recent
synchronization of the RT clock. From this point on in the discussion, data
reception may be considered to be synchronous.
The logic sense of each bit in the frame is determined from the majority of three
samples taken near the middle of the bit time except the start bit which is forced to
be shifted in as a zero regardless of the result of the majority sampling logic (see
the discussion of the receiver front end logic). The next eight bits shifted in are the
basic data byte (LSB is shifted in first). The next bit shifted in depends on the mode
selected by the M bit in SCCR2. If the nine data bit format is selected, the next bit
received after the MSB is the ninth data bit. It will be transferred to its appropriate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05CL48 | 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC705CL48 | 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05CT4FB | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05E16CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。