- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45219 > MC68HC05CJ4FB (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05CJ4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 67/114頁 |
| 文件大?。?/td> | 361K |
| 代理商： | MC68HC05CJ4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
GENERAL RELEASE SPECIFICATION
MC68HC(7)05CJ4
SERIAL COMMUNICATIONS INTERFACE
MOTOROLA
Rev. 2.1
8-19
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
IDLE — Idle Line Detected Flag
This bit is set when a receiver idle line is detected (the receipt of a minimum of
10/11 consecutive ones). This bit will not be set by the idle line condition when
the RWU bit is set. Once cleared, IDLE will not be set again until after RDRF has
been set (until after the line has been active and becomes idle again).
OR — Over-Run Error Flag
This bit is set when a new byte is ready to be transferred from the receiver shift
register to the receiver data register and the receive data register is already full
(RDRF bit is set). Data transfer is inhibited until this bit is cleared.
NF — Noise Error Flag
This bit is set if there is noise on a “valid” start bit, any of the data bits, or on the
stop bit. The NF bit is set during the same cycle as the RDRF bit but does not
get set in the case of an over run (OR).
FE — Framing Error Flag
This bit is set when the word boundaries in the bit stream are not synchronized
with the receiver bit counter (generated by the reception of a logic zero bit where
a stop bit was expected). The FE bit reflects the status of the byte in the receive
data register and the transfer from the receive shifter to the receive data register
is inhibited in the case of over run. The FE bit is set during the same cycle as
the RDRF bit but does not get set in the case of an over run (OR). The framing
error flag inhibits further transfer of data into the RDR until it is cleared.
PF — Parity Error Flag
This bit is set when the received data’s parity does not match its parity bit. This
feature is active only when parity is enabled. The type of parity tested for is
determined by the PT (parity type) bit in SCCR1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05CL48 | 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC705CL48 | 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05CT4FB | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05E16CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。