參數(shù)資料
型號(hào)： K4N56163QF-GC
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 256Mbit gDDR2 SDRAM
中文描述： 片256Mbit GDDR2 SDRAM的
文件頁(yè)數(shù)： 36/73頁(yè)
文件大小： 1262K
代理商： K4N56163QF-GC
- 36 -
Rev 1.6 (Apr. 2005)
256M gDDR2 SDRAM
K4N56163QF-GC
Read and Write Access Modes
After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS high, CS and
CAS low at the clock’s rising edge. WE must also be defined at this time to determine whether the access cycle is a read
operation (WE high) or a write operation (WE low).
The gDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a serial read
or write operation on successive clock cycles. The boundary of the burst cycle is strictly restricted to specific segments of
the page length. For example, the 32Mbit x 4 I/O x 4 Bank chip has a page length of 2048 bits (defined by CA0-CA9,
CA11). The page length of 2048 is divided into 512 or 256 uniquely addressable boundary segments depending on burst
length, 512 for 4 bit burst, 256 for 8 bit burst respectively. A 4-bit or 8 bit burst operation will occur entirely within one of the
512 or 256 groups beginning with the column address supplied to the device during the Read or Write Command (CA0-
CA9, CA11). The second, third and fourth access will also occur within this group segment, however, the burst order is a
function of the starting address, and the burst sequence.
A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting. However, in case of BL
= 8 setting, two cases of interrupt by a new burst access are allowed, one reads interrupted by a read, the other writes
interrupted by a write with 4 bit burst boundry respectively. The minimum CAS to CAS delay is defined by tCCD, and is a
minimum of 2 clocks for read or write cycles.
相關(guān)PDF資料
PDF描述
K4N56163QF-GC25 256Mbit gDDR2 SDRAM
K4N56163QF-GC30 256Mbit gDDR2 SDRAM
K4N56163QF-GC37 256Mbit gDDR2 SDRAM
K4PE68A Transient Voltage Suppressor Diodes
K4R271669A 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4N56163QF-GC25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC30 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC37 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QG-ZC2A 制造商:Samsung Semiconductor 功能描述:
K4P24V3 制造商:AROMAT 功能描述:REPLAY 700 OHM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*