參數(shù)資料
型號: K4N56163QF-GC
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 256Mbit gDDR2 SDRAM
中文描述: 片256Mbit GDDR2 SDRAM的
文件頁數(shù): 19/73頁
文件大小: 1262K
代理商: K4N56163QF-GC
- 19 -
Rev 1.6 (Apr. 2005)
256M gDDR2 SDRAM
K4N56163QF-GC
24. The clock frequency is allowed to change during self–refresh mode or precharge power-down mode. In case of clock frequency
change during precharge power-down, a specific procedure is required as described in gDDR2 device operation
25. ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on.
ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND.
26. ODT turn off time min is when the device starts to turn off ODT resistance.
ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD.
27. tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific volt-
age level which specifies when the device output is no longer driving (tHZ), or begins driving (tLZ) . Following figure shows a method to
calculate the point when device is no longer driving (tHZ), or begins driving (tLZ) by measuring the signal at two different voltages. The
actual voltage measurement points are not critical as long as the calculation is consistent.
28. tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no
longer driving (tRPST), or begins driving (tRPRE). Following figure shows a method to calculate these points when the device is no
longer driving (tRPST), or begins driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement
points are not critical as long as the calculation is consistent.
These notes are referenced to the “Timing parameters by speed grade” tables for gDDR2-533/667 and gDDR2-800.
tHZ
tRPST
end point
T1
T2
VOH + x mV
VOH + 2x mV
VOL + 2x mV
VOL + x mV
tLZ
tRPRE
begin point
T2
T1
VTT + 2x mV
VTT + x mV
VTT - x mV
VTT - 2x mV
tLZ,tRPRE
begin point
= 2*T1-T2
tHZ,tRPST
end point
= 2*T1-T2
<Test method for tLZ, tHZ, tRPRE and tRPST>
相關(guān)PDF資料
PDF描述
K4N56163QF-GC25 256Mbit gDDR2 SDRAM
K4N56163QF-GC30 256Mbit gDDR2 SDRAM
K4N56163QF-GC37 256Mbit gDDR2 SDRAM
K4PE68A Transient Voltage Suppressor Diodes
K4R271669A 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4N56163QF-GC25 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC30 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QF-GC37 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit gDDR2 SDRAM
K4N56163QG-ZC2A 制造商:Samsung Semiconductor 功能描述:
K4P24V3 制造商:AROMAT 功能描述:REPLAY 700 OHM