參數(shù)資料
型號(hào)： i960 VH
廠商： Intel Corp.
英文描述： Embedded-PCI Processor(嵌入式PCI處理器)
中文描述： 嵌入式PCI處理器（嵌入式處理器的PCI）
文件頁(yè)數(shù)： 24/64頁(yè)
文件大?。?/td> 851K
代理商： I960 VH
80960VH
24
Preliminary Datasheet
MA11:0
O
R(X)
H(Q)
P(Q)
MULTIPLEXED ADDRESS
signals are multi-purpose depending on the
device that is selected.
For memory banks 0 and 1, these signals output address bits A13:2.
These address bits are incremented for each data transfer of a burst
access.
For DRAM bank, these signals output the row/column multiplexed
address bits 11:0. The relationship between the AD31:0 lines and the
MA11:0 lines depends on the bank size, type and arrangement of the
DRAM that is accessed.
MWE3:0#
O
R(1)
H(Q)
P(Q)
MEMORY WRITE ENABLE
signals for write accesses to SRAM/FLASH
devices. The MWE’s rising edge strobes valid data into these devices.
MWE0# is asserted for writes to the BE0# lane
MWE1# is asserted for writes to the BE1# lane
MWE2# is asserted for writes to the BE2# lane
MWE3# is asserted for writes to the BE3# lane
RAS3:0#
O
R(1)
H(Q)
P(Q)
ROW ADDRESS STROBE
signals are used for DRAM accesses and
are asserted when the MA11:0 signals contain a valid row address.
RAS3:0# always deasserts after the last data transfer in a DRAM
access.
Non-Interleaved Operation:
RAS0# = Bank0 access
RAS1# = Bank1 access
RAS2# = Bank2 access
RAS3# = Bank3 access
Interleaved Operation:
RAS0,2# = Even leaf
RAS1,3# = Odd leaf
Table 8. Memory Controller Signal Descriptions (Sheet 2 of 2)
NAME
TYPE
DESCRIPTION
Table 9. DMA, I
2
C Units Signal Descriptions
NAME
TYPE
DESCRIPTION
DACK#
O
R(H)
H(Q)
P(Q)
DMA DEMAND MODE ACKNOWLEDGE
The DMA Controller asserts this
signal to indicate (1) it can receive new data from an external device or (2) it
has data to send to an external device. This signal has a weak internal pullup
which is active during reset to ensure normal operation.
DREQ#
I
S(L)
DMA DEMAND MODE REQUEST
External devices use this signal to
indicate (1) new data is ready for transfer to the DMA controller or (2) buffers
are available to receive data from the DMA controller.
SCL
I/O
OD
R(Z)
H(Q)
P(Q)
I
2
C CLOCK
provides synchronous I
2
C bus operation.
SDA
I/O
OD
R(Z)
H(Q)
P(Q)
I
2
C DATA
used for data transfer and arbitration on the I
2
C bus.
WAIT#
O
R(1)
H(Q)
P(Q)
WAIT
is an output that allows the DMA controller to insert wait states during
DMA accesses to an external memory system.
相關(guān)PDF資料
PDF描述
ICS524 LOW SKEW 1 TO 4 CLOCK BUFFER
ICS524MILF LOW SKEW 1 TO 4 CLOCK BUFFER
ICS524MILFT LOW SKEW 1 TO 4 CLOCK BUFFER
ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER
ICS548AM-03LF LOW SKEW CLOCK INVERTER AND DIVIDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
I9906A 功能描述:SOLENOID OPEN 3/4" CONT 24VDC RoHS:是 類別:電機(jī)，螺線管 >> 螺線管 系列:L-28 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:Q7010103
IA.32PMETAMKSD12 制造商:Banner Engineering 功能描述:FIBER IA.32PMETAMKSD12 NOTE: BOX CONTAIN PR OF FIBERS
IA.7512PMTA 制造商:Banner Engineering 功能描述:Fiber Optic, Glass, Sensor Probe, 90 Degree Angle, 24630
IA.753SMETA 制造商:Banner Engineering 功能描述:FIBER IA.753SMETA
IA.753SMTA 制造商:Banner Engineering 功能描述:FIBER IA.753SMTA ;ROHS COMPLIANT: YES
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*