- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377123 > i960 VH (Intel Corp.) Embedded-PCI Processor(嵌入式PCI處理器) PDF資料下載
參數(shù)資料
| 型號： | i960 VH |
| 廠商： | Intel Corp. |
| 英文描述： | Embedded-PCI Processor(嵌入式PCI處理器) |
| 中文描述： | 嵌入式PCI處理器（嵌入式處理器的PCI） |
| 文件頁數(shù)： | 11/64頁 |
| 文件大?。?/td> | 851K |
| 代理商： | I960 VH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
80960VH
Preliminary
Datasheet
11
2.2.1
Burst Bus
A 32-bit high-performance bus controller interfaces the 80960VH to external memory and
peripherals. The Bus Control Unit fetches instructions and transfers data on the local bus at the rate
of up to four 32-bit words per six clock cycles. The external address/data bus is multiplexed.
Users may configure the 80960VH’s bus controller to match an application’s fundamental memory
organization. Physical bus width is programmable for up to eight regions. Data caching is
programmed through a group of logical memory templates and a defaults register. The Bus Control
Unit’s features include:
Multiplexed external bus minimizes pin count
32-, 16- and 8-bit bus widths simplify I/O interfaces
External ready control for address-to-data, data-to-data and data-to-next-address wait state
types
Little endian byte ordering
Unaligned bus accesses performed transparently
Three-deep load/store queue decouples the bus from the 80960 core
Upon reset, the 80960VH conducts an internal self test. Before executing its first instruction, it
performs an external bus confidence test by performing a checksum on the first words of the
Initialization Boot Record.
2.2.2
Timer Unit
The timer unit (TU) contains two independent 32-bit timers that are capable of counting at several
clock rates and generating interrupts. Each is programmed by use of the Timer Unit registers.
These memory-mapped registers are addressable on 32-bit boundaries. The timers have a single-
shot mode and auto-reload capabilities for continuous operation. Each timer has an independent
interrupt request to the 80960VH’s interrupt controller. The TU can generate a fault when
unauthorized writes from user mode are detected.
2.2.3
Priority Interrupt Controller
Low interrupt latency is critical to many embedded applications. As part of its highly flexible
interrupt mechanism, the 80960VH exploits several techniques to minimize latency:
Interrupt vectors and interrupt handler routines can be reserved on-chip
Register frames for high-priority interrupt handlers can be cached on-chip
The interrupt stack can be placed in cacheable memory space
2.2.4
Faults and Debugging
The 80960VH employs a comprehensive fault model. The processor responds to faults by making
implicit calls to a fault handling routine. Specific information collected for each fault allows the
fault handler to diagnose exceptions and recover appropriately.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS524 | LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS524MILF | LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS524MILFT | LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS548A-03 | LOW SKEW CLOCK INVERTER AND DIVIDER |
| ICS548AM-03LF | LOW SKEW CLOCK INVERTER AND DIVIDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| I9906A | 功能描述:SOLENOID OPEN 3/4" CONT 24VDC RoHS:是 類別:電機，螺線管 >> 螺線管 系列:L-28 標準包裝:1 系列:* 其它名稱:Q7010103 |
| IA.32PMETAMKSD12 | 制造商:Banner Engineering 功能描述:FIBER IA.32PMETAMKSD12 NOTE: BOX CONTAIN PR OF FIBERS |
| IA.7512PMTA | 制造商:Banner Engineering 功能描述:Fiber Optic, Glass, Sensor Probe, 90 Degree Angle, 24630 |
| IA.753SMETA | 制造商:Banner Engineering 功能描述:FIBER IA.753SMETA |
| IA.753SMTA | 制造商:Banner Engineering 功能描述:FIBER IA.753SMTA ;ROHS COMPLIANT: YES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。