參數(shù)資料
型號： HMS30C7202
廠商： HYNIX SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-bit ARM7TDMI RISC static CMOS CPU core
中文描述： 32-BIT, 82.944 MHz, RISC PROCESSOR, PBGA256
封裝： 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, FBGA-256
文件頁數(shù)： 57/161頁
文件大小： 973K
代理商： HMS30C7202
HMS30C7110
2003 MagnaChip Semiconductor Ltd. All Rights Reserved
Version 1.5
57
2.5.
Memory Controller (SDRAM)
The HMS30C7110 integrates a SDRAM controller (SDRAMC) that supports a 32-bit SDRAM
array. EDO or FPM type DRAM is not supported. The operating clock is directly related to the
internal system bus speed. When the system bus clock runs at 70MHz, the SDRAMC runs at
70MHz. When the system bus clock runs at 35MHz, the SDRAMC runs at 35MHz. The system
clock can be selected by PLL output clock or half of PLL output clock. The SDRAMC is fully
configurable through a set of control register. Complete descriptions of these registers are given in
the Register Section. The operating clock of SDRAMC is shown on SCLK.
Note: SDRAM space works either in 32-bit wide or in 16-bit wide. So, any design using the
SDRAM space as program memory space, it can be either 32-bit wide memory structure or
16-bit wide structure. Being used as data memory space, SDRAM may be connected to 8-bit
wide data bus sacrificing the address corresponding to unconnected data bus.
The thirteen multiplexed address lines, MA[12:0], and two bank select signals, A13 and A14, allow
the HMS30C7110 to support 1M, 2M, 4M, 8M, 16M and 32M
×
32 bit arrays or 1M, 2M, 4M, 8M,
16M, 32M and 64M
×
16 bit arrays. Both symmetric (Number of row addresses and number of
column addresses are same) and asymmetric addressing (Number of row addresses and number of
column addresses are different) is supported. The HMS30C7110 has one nSCS pin. The
maximum block size is 128Mbytes. For write operations of less than word in size, the
HMS30C7110 supports byte-wise write. The HMS30C7110 provides refresh functionality with
programmable rate (normally SDRAM refresh rate is 1 / 64ms).
2.5.1.
Block Diagram
The SDRAM controller of HMS30C7110 consists of several blocks such as main state machine,
register file, refresh block, data-path, signal generator and address generator.
Commands come in via system bus will be interpreted in the main state machine and the main state
machine controls all of the signal generation blocks (address generator, signal generator and data-
相關(guān)PDF資料
PDF描述
HMS30C7202N Highly-intergrated MPU
HMS81C2012A CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AK CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012ALQ CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver
HMS81C2012AQ INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMS30C7202N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Highly-intergrated MPU
HMS30C7210 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor
HMS3224M3 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-10 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
HMS3224M3-12 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*