參數(shù)資料
型號(hào)： HDMP-1024
英文描述： Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價(jià)格千兆位速率接收芯片)
中文描述： 低成本千兆速率接收芯片組配備TTL的I / O（帶的TTL輸入/輸出的低價(jià)格千兆位速率接收芯片）
文件頁(yè)數(shù)： 34/40頁(yè)
文件大?。?/td> 363K
代理商： HDMP-1024
34
relies on either FF0 or FF1. In
this example, the fill frame FF of
the Tx is forced high with a
connection to ground, and the
enable data pin ED is pulsed
periodically to force the Tx to
send FF1. During this pulse,
however, the link is not available
for data transmission.
The pulse width applied to ED
should be long enough for the Rx
to acquire lock. The typical Rx
lock-up time is around 2.2 mS for
the high frequency band, thus a
5 mS pulse is adequate in this
case. For other bands, longer
pulses are required. Typical lock-
up times for all four data rate
ranges can be found in the table
Typical Lock-Up Time
at the
front of the data sheet. Note that
these lock-up times assume a 0.1
μ
F integrating capacitor is being
used on the PLL. Refer to the
section on
Supply Bypassing
and Integrator Capacitor
for
more details. After G-Link is
locked, ED needs to go low only
as often as needed to ensure that
the link is locked. Lock can be
lost if the serial line is broken, or
if two consecutive frame errors
are detected by the receiver’s
state machine. The length of time
between ED pulses will determine
how long the user needs to wait
before lock is re-established.
Simplex Method III: Simplex
with Reference Oscillator
A third configuration for simplex
operation is shown in Figure 17c.
The high-speed serial line is
brought into the receiver through
the LIN input, and a reference
clock at the frame rate is
connected to the DIN input.
The Rx uses the reference clock
for frequency acquisition. Upon
frequency lock, STAT1 goes high,
and sets the detector from
frequency to phase detection
mode through FDIS. At the same
time, it switches the input from
the reference clock to the data
stream. Since the relative phase of
the reference clock to that of the
data stream is random, the phase
detector will lock onto a random
transition in the data stream.
Errors are detected if the phase
lock is not locked to the master
transition. If two consecutive
errors occur, the STAT1 line is
forced low, and the state machine
switches the receiver back to the
reference oscillator. This process
is repeated until the master
transition is found, and an error-
free condition exists. Because of
the nature of this hunting
process, it is possible for a static
code to emulate the master
transition. Therefore, it is
recommended that the flag bit be
reserved for error detection. With
FLAGSEL disabled, the flag bit is
toggled internally by the Tx, and
the Rx uses this strict alternation
to detect errors, thus making the
link much more reliable.
The lock up time in this simplex
configuration is dependent on the
frequency match between the two
local oscillators. This method
relies on a slight difference
between the two frequencies in
order to guarantee a lock within a
reasonable time. In theory, a
perfect match could result in no
lock by causing the receiver to
consistently try and lock at the
same non-master transition point
in the incoming frames. For-
tunately there is no such thing as
a perfect match in the real world.
It is recommended to select
crystal oscillators between 0.1%
to 0.001% matching.
The above method uses the LIN
line as the high-speed serial data
line. This works well and is simple
to implement, but it does not take
advantage of the coaxial equalizer
on the DIN line. Adding an
external TTL inverter to the Loop
Back Control (LOOPEN) pin
allows the reference oscillator to
be injected into LIN and the serial
data line (DIN) to be used as the
high-speed data line. If the coaxial
equalizer is needed in the DIN
path, DIN and LIN inputs can be
interchanged with an external
TTL inverter before LOOPEN.
Data Interface for Single/
Double Frame Mode
G-Link is designed to work with
single frame or double frame
modes, in either 16 or 20 bits
wide per frame. An extra flag bit
is available with FLAGSEL and it
is used to signify the first or
second frames in double- frame
mode. The 16/20 frame width
option is selected with the
M20SEL pin. In this discussion, a
20 bit width is assumed. In both
single and double frame modes,
the data frame (D0-D19), flag bit
(FLAG), and the data/control
word available pins (DAV*, CAV*),
must appear before the setup time
t
s
, and remain valid for the hold
time t
h
. Refer to
HDMP-1022 Tx
Timing
. Since the PLL of the Tx
相關(guān)PDF資料
PDF描述
HDMP-1032 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器)
HDMP-1034 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器)
HDMP-1512 Fibre Channel Transmitter Chipset(光纖通道傳送芯片)
HDMP-1514 Fibre Channel Receiver Chipset(光纖通道接收芯片)
HDMP-1526 Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HDMP-1032 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate
HDMP-1032A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate
HDMP-1034 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate
HDMP-1034A 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set
HDMP-1512 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transmitter and Receiver Chipset
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*