參數(shù)資料
型號: GS4911BCNE3
廠商: Gennum Corporation
英文描述: HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述: 高清/標(biāo)清/圖形時鐘和定時發(fā)生器鎖相
文件頁數(shù): 93/113頁
文件大?。?/td> 1017K
代理商: GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
93 of 113
Output_Select_1
43h
15-5
Reserved. Set these bits to zero when writing to 43h.
43h
4
Current_1 - selects the current drive capability of the
TIMING_OUT_1 pin. Set this bit HIGH for high current
drive. Otherwise, the current drive will be low.
Reference:
Section 3.8.4 on page 71
R/W
0
43h
3-0
This register is used to select one of the 10
pre-programmed or 4 user programmed timing signals
available for output on the TIMING_OUT_1 pin. See
Table 3-11
for more details.
Note: The default setting of this register is 0001b, which
corresponds to H Sync.
Reference:
Section 3.8.4 on page 71
R/W
0001b
Output_Select_2
44h
15-5
Reserved. Set these bits to zero when writing to 44h.
44h
4
Current_2 - selects the current drive capability of the
TIMING_OUT_2 pin. Set this bit HIGH for high current
drive. Otherwise, the current drive will be low.
Reference:
Section 3.8.4 on page 71
R/W
0
44h
3-0
This register is used to select one of the 10
pre-programmed or 4 user programmed timing signals
available for output on the TIMING_OUT_2 pin. See
Table 3-11
for more details.
Note: The default setting of this register is 0010b, which
corresponds to H Blanking.
Reference:
Section 3.8.4 on page 71
R/W
0010b
Output_Select_3
45h
15-5
Reserved. Set these bits to zero when writing to 45h.
45h
4
Current_3 - selects the current drive capability of the
TIMING_OUT_3 pin. Set this bit HIGH for high current
drive. Otherwise, the current drive will be low.
Reference:
Section 3.8.4 on page 71
R/W
0
45h
3-0
This register is used to select one of the 10
pre-programmed or 4 user programmed timing signals
available for output on the TIMING_OUT_3 pin. See
Table 3-11
for more details.
Note: The default setting of this register is 0011b, which
corresponds to V Sync.
Reference:
Section 3.8.4 on page 71
R/W
0011b
Output_Select_4
46h
15-5
Reserved. Set these bits to zero when writing to 46h.
46h
4
Current_4 - selects the current drive capability of the
TIMING_OUT_4 pin. Set this bit HIGH for high current
drive. Otherwise, the current drive will be low.
Reference:
Section 3.8.4 on page 71
R/W
0
46h
3-0
This register is used to select one of the 10
pre-programmed or 4 user programmed timing signals
available for output on the TIMING_OUT_4 pin. See
Table 3-11
for more details.
Note: The default setting of this register is 0100b, which
corresponds to V Blanking.
Reference:
Section 3.8.4 on page 71
R/W
0100b
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default
相關(guān)PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:ClockCleaner™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
<dfn id="x4id6"></dfn>
<menuitem id="x4id6"></menuitem>
<table id="x4id6"><input id="x4id6"></input></table>
    <var id="x4id6"><tbody id="x4id6"><sup id="x4id6"></sup></tbody></var>
  • <samp id="x4id6"><input id="x4id6"></input></samp>