參數資料
型號: GS4911BCNE3
廠商: Gennum Corporation
英文描述: HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述: 高清/標清/圖形時鐘和定時發(fā)生器鎖相
文件頁數: 46/113頁
文件大?。?/td> 1017K
代理商: GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
46 of 113
If the input signal is valid, the device then compares the timing parameters of the
input reference signal to each of the 36 video and 16 graphics standards listed in
Table 1-2
, and determines if the input reference is one of the recognized
standards. If it is, the VID_STD[5:0] value for the format is written to the
Input_Standard register at address 0Fh of the host interface. If the input signal is
invalid, or if the reference format is unrecognized, 00h is programmed in this
register.
Once a reference signal is valid and recognized by the device, VSYNC and FSYNC
will no longer be monitored. Loss of signal on these pins will not affect the operation
of the device.
If VID_STD[5:0] is not set to 62 and the REF_LOST pin is HIGH, or if the input
signal is valid, but unrecognized as one of the 36 video or 16 graphics formats, the
GENLOCK pin should not be set LOW.
If VID_STD[5:0] = 62, the REF_LOST output will reflect the presence of a stable
signal with a period of less than 2.4ms on the HSYNC input pin. This allows the
user to program the device to lock to a single input reference only
The REF_LOST output pin may also be read via bit 0 of the Genlock_Status
register (see
Section 3.12.3 on page 79
).
3.5.2.1 Ambiguous Standard Selection
There are some standards with identical H, V, and F timing parameters, such that
the GS4911B/GS4910B’s reference format detector cannot distinguish between
them.
Table 3-2
groups standards with shared H, V, and F periods. Using the
Amb_Std_Sel register at address 10h of the host interface, the user may select
their choice of standard to be identified with a particular set of measurements. For
example, to have 1716 clocks of 27MHz per line with 525 lines per frame identified
as 4fsc 525, program Amb_Std_Sel[10:0] = XXX10XXXXXX, where ‘X’ signifies
‘don’t care’.
相關PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關代理商/技術參數
參數描述
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:ClockCleaner™ 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND