參數(shù)資料
型號(hào): GS4911BCNE3
廠(chǎng)商: Gennum Corporation
英文描述: HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述: 高清/標(biāo)清/圖形時(shí)鐘和定時(shí)發(fā)生器鎖相
文件頁(yè)數(shù): 48/113頁(yè)
文件大?。?/td> 1017K
代理商: GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
48 of 113
NOTE 2: When locking the
“f/1.001”
HD output standards to the SD input reference
standards 3, 5, 7, or 9, or vice versa, there may be a random phase difference
between the input VSYNC and output V Sync signals occuring each time the input
reference is removed and re-applied. This will affect all line-based timing outputs.
For cases where the user must manually video genlock the device, the problem will
occur whenever the value programmed for H_Reference_Divide (registers 2B-2A
h
)
is greater than 1. The user may reset the line-based counters after the reference is
re-applied without disrupting the pixel or audio clocks by toggling bit 15 of register
address 83h in the host interface. This will cause the input VSYNC and line-based
timing output signals to take on their default timing relationship, as described in
Note 3 of
Section 3.2.1.1 on page 37
.
Re-acquisition of the Same Reference
Upon re-application of the reference signal, the device checks whether the
reference has drifted more than +/- 2us from its expected location by comparing
the current relative position of the H pulses with the previous position, over a
16-line interval. If the reference returns with the H pulses in the expected location
+/- 2us, the PLL will drift lock and the clock generator will continue to operate
without a glitch. The REF_LOST and LOCK_LOST pins will be set back LOW.
If the reference returns with the H pulses outside the +/- 2us window, the device
will crash lock the output timing to the new input phase. The principles of crash lock
and drift lock are described in
Section 3.6.3 on page 58
.
NOTE: To resume proper genlock operation upon re-application of the reference
signal, the user must implement the following register manipulation every time the
reference is removed and re-applied:
1. Read the value contained in register address 24h
2. Clear the Run_Window bits [2:0] of register 24h
3. Re-write the value read in step 1 to register address 24h.
This procedure will force the device to lock to the reference as described above,
but will maintain the flywheeling capability of the GS4911B/GS4910B should a
single missing H pulse occur in the genlocked state.
To avoid the above procedure, the user may choose to clear the Run_Window bits
[2:0] of register address 24h upon power-up or reset. However, this will disable the
flywheeling feature of the device that allows it to maintain genlock through one
missing input H pulse.
相關(guān)PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4915 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:ClockCleaner™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán),16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND