參數資料
型號： GS4911BCNE3
廠商： Gennum Corporation
英文描述： HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述： 高清/標清/圖形時鐘和定時發(fā)生器鎖相
文件頁數： 79/113頁
文件大?。?/td> 1017K
代理商： GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
79 of 113
3.12.3 Configuration and Status Registers
Table 3-13
summarizes the GS4911B/GS4910B's internal status and configuration
registers.
All registers are available to the host via the GSPI and are all individually
addressable.
Table 3-13: Configuration and Status Registers
Register Name
Address
Bit
Description
R/W
Default
RSVD
00h - 09h
–
Reserved.
–
–
H_Period
0Ah
15-0
Contains the number of 27MHz pulses in the input H
Sync period. This register is set by the Reference
Format Detector block using the H Sync signal present
on the external HSYNC input pin.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
HSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
H_16_Period
0Bh
15-0
Contains the number of 27MHz pulses in 16 H Sync
periods. This register is set by the Reference Format
Detector block using the H Sync signal present on the
external HSYNC input pin. It is useful for 1/1.001 data
detection.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
HSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
V_Lines
0Ch
15-0
Contains the number of H Sync periods in the input V
Sync interval. This register is set by the Reference
Format Detector block using the signals present on the
external HSYNC and VSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
VSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
V_2_Lines
0Dh
15-0
Contains the number of H Sync periods in 2 V Sync
intervals. This register is set by the Reference Format
Detector block using the signals present on the external
HSYNC and VSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
VSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
F_Lines
0Eh
15-0
Contains the number of H Sync periods in the input F
Sync interval. This register is set by the Reference
Format Detector block using the signals present on the
external HSYNC and FSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference is applied. If
the new reference does not include an FSYNC pulse,
this register will be set to zero.
Reference:
Section 3.5.1 on page 45
R
N/A
相關PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關代理商/技術參數
參數描述
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:ClockCleaner™ 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*