參數(shù)資料
型號(hào)： GS4911BCNE3
廠商： Gennum Corporation
英文描述： HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述： 高清/標(biāo)清/圖形時(shí)鐘和定時(shí)發(fā)生器鎖相
文件頁(yè)數(shù)： 84/113頁(yè)
文件大?。?/td> 1017K
代理商： GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
84 of 113
10FID_AFS_Reset
1Ah
15-4
Reserved. Set these bits to zero when writing to 1Ah.
–
–
1Ah
3
AFS_Reset (GS4911B only) - set this bit HIGH to use
Reset_Sync (bit 0 of register 1Ah) to reset the output
AFS pulse.
NOTE: This bit will remain LOW in the GS4910B. Set
this bit LOW when writing to address 1Ah of the
GS4910B.
Reference:
Section 3.7.2.1 on page 65
R/W
0
1Ah
2
10FID_Reset - set this bit HIGH to use Reset_Sync (bit
0 of register 1Ah) to reset the output 10FID pulse.
NOTE: If a 10FID input signal is not provided to the
device, the user must generate a reset using this bit to
initiate the 10FID timing output. In this case, the 10FID
input pin must be grounded.
Reference:
Section 3.7.2.1 on page 65
R/W
0
1Ah
1
Reserved. Set this bit to zero when writing to 1Ah.
–
–
1Ah
0
Reset_Sync - resets the pulses described in bits 2, and
3 above.
The reset pulse is generated if this bit is pulsed (LOW to
HIGH to LOW) during the output frame immediately
prior to the frame the reset is to occur. This reset will
operate independently of any other resets, for example
from the reference input.
R/W
0
H_Offset
1Bh
15-0
The output H signal may be delayed with respect to the
input reference by the number of pixels programmed in
this register. (See
Section 3.2.1.1 on page 37
).
The value programmed in this register should not
exceed the maximum number of clock periods per line
of the outgoing standard. Horizontal advances may be
achieved by programming a value equal to the
maximum allowable offset minus the desired advance.
NOTE: This register is internally read by the device
once per field. At that time any new value programmed
is sent to the internal offset circuitry.
Reference:
Section 3.2.1.1 on page 37
R/W
0
V_Offset
1Ch
15-0
The output V signal may be delayed with respect to the
input reference by the number of lines programmed in
this register. (See
Section 3.2.1.1 on page 37
).
The value programmed in this register should not
exceed the maximum number of lines per frame of the
outgoing standard. Vertical advances may be achieved
by programming a value equal to the maximum
allowable offset minus the desired advance.
NOTE: This register is internally read by the device
once per field. At that time any new value programmed
is sent to the internal offset circuitry.
Reference:
Section 3.2.1.1 on page 37
R/W
0
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default
相關(guān)PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:ClockCleaner™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*