參數(shù)資料
型號: GS4911BCNE3
廠商: Gennum Corporation
英文描述: HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述: 高清/標清/圖形時鐘和定時發(fā)生器鎖相
文件頁數(shù): 49/113頁
文件大?。?/td> 1017K
代理商: GS4911BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
49 of 113
Acquisition of a New Reference
When a new reference is applied, the device continues to operate in Freeze mode
while the reference format detector checks for validity as described in
Section 3.5.2
on page 45
. Once validity is detected, the REF_LOST pin is set LOW.
Assuming GENLOCK is LOW, the device will then attempt to genlock the selected
output clock and timing signals to the new input reference. If the output can be
automatically genlocked to the new input reference, LOCK_LOST will go LOW and
the device will re-enter Genlock mode. Otherwise, the LOCK_LOST pin will remain
HIGH and the device will enter Free Run mode.
If VID_STD[5:0] = 63 when the new reference is applied, the device will send the
detected timing parameters to the clock synthesis and timing generator blocks. The
new output format will start being generated during the first reference V period after
the reference format has been reliably established. The LOCK_LOST pin will go
LOW and the device will re-enter Genlock mode.
3.5.4 Allowable Frequency Drift on the Reference
By default, the frequency of the reference H pulse on HSYNC may drift from its
expected value by approximately +/- 0.2% before the internal video PLL loses lock.
This tolerance may be adjusted using the Max_Ref_Delta register at address 1Eh
of the host interface.
The encoding scheme is shown in
Table 3-3
. The default value of the register is Bh.
NOTE: Regardless of the setting of this register, the device will always differentiate
between 59.94Hz and 60Hz reference standards.
Table 3-3: Max_Ref_Delta Encoding Scheme
Register
Setting
Maximum Allowable
Frequency Drift
Register
Setting
Maximum Allowable
Frequency Drift
0h
+/- 2
-20
8h
+/- 2
-12
1h
+/- 2
-19
9h
+/- 2
-11
2h
+/- 2
-18
Ah
+/- 2
-10
3h
+/- 2
-17
Bh
+/- 2
-9
4h
+/- 2
-16
Ch
+/- 2
-8
5h
+/- 2
-15
Dh
+/- 2
-7
6h
+/- 2
-14
Eh
+/- 2
-6
7h
+/- 2
-13
Fh
+/- 2
-5
The maximum allowable frequency drift is measured as a fraction of the frequency of the reference
H pulse.
相關PDF資料
PDF描述
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
GS6332UR19D1 FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB
相關代理商/技術參數(shù)
參數(shù)描述
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
GS4915INE3 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN
GS4915-INE3 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:ClockCleaner™ 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND