- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4911BCNE3 (Gennum Corporation) HD/SD/Graphics Clock and Timing Generator with GENLOCK PDF資料下載
參數(shù)資料
| 型號： | GS4911BCNE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| 中文描述： | 高清/標清/圖形時鐘和定時發(fā)生器鎖相 |
| 文件頁數(shù)： | 68/113頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | GS4911BCNE3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
68 of 113
Figure 3-9: Optional 10FID Output Timing
The phasing of the divide by n frame counter may be reset by an external pulse on
the 10FID input pin, or via register 1Ah of the host interface (see
Section 3.12.3 on
page 79
).
NOTE: If a 10FID input signal is not provided to the device, the 10FID output signal
will be invalid until the user initiates a reset via the host interface. The user should
also reset the 10FID signal via the host if at any time the H input reference signal
is removed and then re-applied.
3.8.2 Audio Frame Synchronizing Pulse (GS4911B only)
As described in
Table 1-3
, the audio frame synchronizing (AFS) pulse identifies the
frame, within an n frame sequence, in which the audio sample rate clock is aligned
with the H Sync of line 1. It is generated for all video formats.
The leading edge of the AFS output pulse is co-timed with the H Sync
corresponding to line 1 of every n
th
frame in the sequence, and therefore identifies
the exact time at which the audio sample rate clock and video PCLK have
synchronous leading edges.
The number of frames in the sequence, n, is determined by the video frame rate
and the audio clock frequency. These are selected using the VID_STD[5:0] and
ASR_SEL[2:0] pins or via the host interface.
By default, the AFS pulse is 1 line long, as shown in
Figure 3-10
. Alternatively, by
setting bit 1 of the Audio_Control register, the AFS output signal may be configured
to go HIGH on the leading edge of the H Sync pulse of line 1 of the first field in the
‘n’ frame sequence, and be reset LOW on the leading edge of the H Sync pulse of
line 1 of the second field in the sequence. The AFS timing in this configuration is
similar to the 10FID optional timing shown in
Figure 3-9
.
10FID Output
Horizontal Sync Output
Total Field
Line 1 every n frames where:
n = 5 @ 29.97 fps, 30 fps
n = 10 @ 59.94 fps, 60 fps
相關PDF資料 |
PDF描述 |
|---|---|
| GS4915 | CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER |
| GS6332 | 3 Pin, Low-Power, P Reset Circuits |
| GS6332UR15D1 | 3 Pin, Low-Power, P Reset Circuits |
| GS6333UR19D1 | FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB |
| GS6332UR19D1 | FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS4915 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915-CNE3 | 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray) |
| GS4915INE3 | 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN |
| GS4915-INE3 | 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:ClockCleaner™ 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。