一本在线观看资源网站,性少妇中国内射XXXX狠干,好紧我太爽了视频免费国产

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97866 > DS21554LN (DALLAS SEMICONDUCTOR) DATACOM, PCM TRANSCEIVER, PQFP100 PDF資料下載

參數(shù)資料

型號：	DS21554LN
廠商：	DALLAS SEMICONDUCTOR
元件分類：	Digital Transmission Interface
英文描述：	DATACOM, PCM TRANSCEIVER, PQFP100
封裝：	14 X 14 MM, LQFP-100
文件頁數(shù)：	71/117頁
文件大?。?/td>	698K
代理商：	DS21554LN

DS21354 & DS21554

57 of 117

14.1 Hardware Scheme

On the receive side, all of the received data is reported at the RLINK pin. Via RCR2, the user can control

the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can

be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will

identify the Si bits. See Section 19.1 for detailed timing.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see

Section 14.2 for details) or from the external TLINK pin. Via TCR2, the framer can be programmed to

source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits

through the framer without them being altered, then the device should be set up to source all five Sa bits

via the TLINK pin and the TLINK pin should be tied to the TSER pin. Si bits can be inserted through the

TSER pin via the clearing of the TCR1.3 bit. Please see the timing diagrams and the transmit data flow

diagram in Section 19.2 for examples.

14.2 Internal Register Scheme Based On Double–Frame

On the receive side, the RAF and RNAF registers will always report the data as it received in the

Additional and International bit locations. The RAF and RNAF registers are updated with the setting of

the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to

read the RAF and RNAF registers. It has 250 us to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit

Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the

TAF and TNAF registers. It has 250 us to update the data or else the old data will be retransmitted. Data

in the Si bit position will be overwritten if either the framer is programmed: (1) to source the Si bits from

the TSER pin, (2) in the CRC4 mode, or (3) have automatic E–bit insertion enabled. Data in the Sa bit

position will be overwritten if any of the TCR2.3 to TCR2.7 bits are set to one (please see Section 14.1

for details). Please see the register descriptions for TCR1 and TCR2 and Figure 19-15 for more details.

RAF: RECEIVE ALIGN FRAME REGISTER (Address=2F Hex)

(MSB)

(LSB)

110

SYMBOL

POSITION NAME AND DESCRIPTION

RAF.7

International Bit.

0RAF.6