參數(shù)資料
型號(hào): DS21554LN
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Interface
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封裝: 14 X 14 MM, LQFP-100
文件頁數(shù): 41/117頁
文件大?。?/td> 698K
代理商: DS21554LN
DS21354 & DS21554
3 of 117
10
SIGNALING OPERATION....................................................................................................... 48
10.1
Processor Based Signaling ............................................................................................................ 48
10.2
Hardware Based Signaling...................................................................................................... 51
10.2.1
Receive Side .................................................................................................................. 51
10.2.2
Transmit Side................................................................................................................. 51
11
PER-CHANNEL CODE GENERATION AND LOOPBACK............................................... 52
11.1
Transmit Side Code Generation.............................................................................................. 52
11.1.1
Simple Idle Code Insertion and Per-Channel Loopback ............................................... 52
11.1.2
Per-Channel Code Insertion .......................................................................................... 53
11.2
Receive Side Code Generation ............................................................................................... 54
12
CLOCK BLOCKING REGISTERS ......................................................................................... 54
13
ELASTIC STORES OPERATION ........................................................................................... 56
13.1
Receive Side............................................................................................................................ 56
13.2
Transmit Side .......................................................................................................................... 56
14
ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION .............................. 56
14.1
Hardware Scheme ................................................................................................................... 57
14.2
Internal Register Scheme Based on Double-Frame ................................................................ 57
14.3
Internal Register Scheme Based on CRC4 Multiframe .......................................................... 59
15
HDLC CONTROLLER FOR THE SA BITS OR DS0 ........................................................... 60
15.1
General Overview ................................................................................................................... 60
15.2
HDLC Status Registers ........................................................................................................... 61
15.3
Basic Operation Details .......................................................................................................... 62
15.3.1
Receive a HDLC Message............................................................................................. 62
15.3.2
Transmit an HDLC Message ......................................................................................... 62
15.4
HDLC Register Description.................................................................................................... 63
16
LINE INTERFACE FUNCTIONS............................................................................................ 68
16.1
Receive Clock and Data Recovery.......................................................................................... 69
16.2
Transmit Waveshaping and Line Driving............................................................................... 69
16.3
Jitter Attenuator....................................................................................................................... 71
16.4
Protected Interfaces................................................................................................................. 74
16.5
Receive Monitor Mode ........................................................................................................... 76
17
JTAG-VOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT .................... 77
17.1
Description .............................................................................................................................. 77
17.2
TAP Controller State Machine................................................................................................78
17.3
Instruction Register ................................................................................................................. 81
17.4
Test Registers .......................................................................................................................... 83
相關(guān)PDF資料
PDF描述
DS2155G DATACOM, FRAMER, PBGA100
DS21600SN PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
DS21600N PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8
DS2155LN DATACOM, FRAMER, PQFP100
DS21602N PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21554LN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3/5V E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2155DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS2155G 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2155G/T&R 制造商:Maxim Integrated Products 功能描述:DS2155 T1/E1/J1 SCT 100P CSBGA T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC LIU T1/E1/J1 SCT 100P CSBGA 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs T1/E1/J1 Transceiver