- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98079 > SCD243110QCD (INTEL CORP) 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SCD243110QCD |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | METRIC, QFP-100 |
| 文件頁數(shù)： | 98/186頁 |
| 文件大?。?/td> | 2204K |
| 代理商： | SCD243110QCD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當(dāng)前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁
Advanced Multi-Protocol Communications Controller — CD2431
Datasheet
19
TXCOUT/DTR*
[0–3]
55, 59, 64,
68
O
TRANSMIT CLOCK OUT/DATA TERMINAL READY* [0–1]: This output can be
controlled automatically by the CD2431 to indicate a programmable threshold
has been reached in the receive FIFO. It can also be programmed to output the
transmit data clock. Following reset, this pin is high and stays high in Clock
mode until the transmit channel is enabled for the first time; after which it
remains active, independent of the state of the transmit enable. In all modes,
the clock transitions every bit time, even during idle fill in Asynchronous mode.
Data transitions are made on the negative-going edge of TXCOUT.
RXCOUT[0–3]
25, 32, 37,
47
O
RECEIVE CLOCK OUT [0–1]: This output provides a one-time bit rate clock for
the receive data in all modes, except when an input (RXCIN) one-time receive
clock is used. After reset, this pin is low until the channel is receive enabled for
the first time, after which it remains active, independent of the state of receive
enable. When in Asynchronous mode, the output only transitions while receiving
data and not during inter-character fill. The receive data is sampled on the
positive-going edge of this clock.
CTS*[0–3]
54, 58, 63,
67
I
CLEAR TO SEND* [0–1]: This input can be programmed to control the flow of
transmit data, for out-of-band flow control applications.
CD*[0–3]
85, 11, 18, 22
I
CARRIER DETECT* [0–1]: This pin is always visible in the MSVR register. The
CD input can be programmed to validate receive data.
TXCIN[0–3]
44, 48, 50,
52
I
TRANSMIT CLOCK [0–1]: This pin inputs the transmit clock to the bit rate
generator.
RXCIN[0–3]
43, 46, 49,
51
I
RECEIVE CLOCK [0–1]: This pin inputs the receive clock to the bit rate
generator.
DSR*[0–3]
53, 57, 61,
66
I
DATA SET READY* [0–1]: This pin is always visible in the MSVR register. The
DSR input can be programmed to validate receive data.
TXD[0–3]
39, 40, 41,
42
O
TRANSMIT DATA [0–1]: Serial data output for each channel.
RXD[0–3]
34, 35, 36,
38
I
RECEIVE DATA [0–1]: Serial data input for each channel.
BYTESWAP
31
I
BYTESWAP: This pin alters the byte ordering of data during certain 16-bit
transfers and changes the half of the data bus on which byte transfers are made
to comply with Intel or Motorola processor systems. BYTESWAP does not
alter the bus handshake signals. When the BYTESWAP pin is high, the byte of
A/D[0–7] precedes that of A/D[8–15] in a string of transmit or receive bytes;
when BYTESWAP is low, A/D[8–15] precedes A/D[0–7].
When the BYTESWAP pin is high, bytes are transferred on A/D[0–7] when A[0]
is low, and on A/D[8–15] when A[0] is high. When BYTESWAP is low, bytes are
transferred on A/D[8–15] when A[0] is low, and A/D[0–7] when A[0] is high. A
different register map is used, depending on the state of this pin.
Byteswap Byte Alignment
0
Motorola byte alignment
1
Intel byte alignment
VDD
8, 45, 79, 96
–
POWER
GND
2, 20, 62, 70,
82, 99
–
GROUND
Table 1.
Pin Descriptions (Sheet 3 of 3)
Symbol
Pin
Number
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCG2500AI-019.44M | 51.84 MHz, OTHER CLOCK GENERATOR, DSO14 |
| SCG4525 | 4000/14000/40000 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), DSO18 |
| SCN2641CC1A28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCN2681TC1A44A | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| SCN68562C2N48 | 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PDIP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCD248110QCD | 功能描述:IC 4CH WAN COMMUN CTRL 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| SCD24H | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD24L | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:SURFACE MOUNT LOW VF SCHOTTKY BARRIER RECTIFIER |
| SCD24LH | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD255K851A3L28-A | 制造商:Cornell Dubilier Electronics 功能描述:CAPACITOR PP MODULE, 2.5UF, 850V, Product Range:CORNELL DUBILIER - SCD Series, C 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。