參數(shù)資料
型號: SCD243110QCD
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100
封裝: METRIC, QFP-100
文件頁數(shù): 131/186頁
文件大?。?/td> 2204K
代理商: SCD243110QCD
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當(dāng)前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁
Advanced Multi-Protocol Communications Controller — CD2431
Datasheet
49
7. The CD2431 optionally interrupts the host, with EOF and EOB in the TISR both set to indicate
that the transmission is complete and there was no chaining.
Example 2
Transmit out of channel 0 and chain three buffers into one frame. The frame is 240 bytes long, and
the maximum buffer size is 100.
1. The host checks the Ntbuf bit in the DMABSTS register for channel 0 to determine which
buffer is next. In this example, Ntbuf is set to ‘1’ indicating that buffer B is used next.
2. The host sets up the buffer data, the starting address (BTBADR), and the buffer byte count
(BTBCNT) for the first ‘link’ of the chain to be transmitted. For this example, BTBCNT is set
to ‘100’.
3. The host sets up the BTBSTS (B Buffer Status) register. The EOF bit is cleared to indicate that
this buffer is the first link in a chain. The 2431own bit is set to give ownership to the CD2431.
By setting 2431own, the host commands the CD2431 to start transmission. Thus, everything
must be ready (starting address, buffer, and data count) prior to setting 2431own.
4. At this point, the host has enough time to transmit 100 bytes to set up the next buffer link. If
the host fails to do this in time, there is a transmitter underrun, and the frame is aborted in
HDLC.
5. The CD2431 starts transmitting buffer B from channel 0. When this is started, the Ntbuf bit is
cleared to ‘0’ to indicate that buffer A is next. This helps the host keep track of which buffer is
next. As transmission progresses, the current buffer pointer, TCBADR, is updated by the
CD2431. During this or prior, the host has readied buffer A. For buffer A, the EOF bit in the
ATBSTS register is cleared by the host, indicating that the buffer is not at the end of the chain.
6. At the end of transmission of this buffer, the CD2431 does not add any CRCs or end of frame
delimiters because there is more data for the current frame.
7. After the CD2431 has completed transmission of the first link out of buffer B, the CD2431 sets
the EOB bit and clears the 2431own bit in the BTBSTS. This notifies the host that the
transmission is complete, and returns ownership of the buffer back to the host.
8. The CD2431 optionally interrupts the host with EOF clear and EOB set in the TISR to indicate
that the transmission is complete and chaining occurred.
9. The ATBSTS register indicates that the CD2431 has ownership of buffer A for transmission of
the next ‘link’. The EOF is cleared so that this link is not the last link in the transmitted chain.
10. The CD2431 continues transmission of the current frame, but now transmission is from buffer
A. This is the second link, which is 100 bytes long. During this time, the host must set up a
new buffer B for the third and final link. The BTBCNT for the last link is set to 40 bytes.
11. After the CD2431 has completed transmission of the second link out of buffer A, it sets the
EOB bit and clears the 2431own bit in the ATBSTS. This notifies the host that the
transmission has completed, and returns ownership of the buffer back to the host. As with the
first link, the CD2431 does not add CRCs or ending frame delimiters to this link.
12. The CD2431 optionally interrupts the host with the EOF bit cleared, and the EOB bit set
(TISR[6:5]) to indicate that the transmission is complete and chaining occurred.
13. By this time, the host has set up a new buffer for buffer B. The EOF bit in the BTBSTS is set
to indicate that this is the last link in the chain.
14. The CD2431 transmits buffer B in the same manner as explained earlier. As before, the
CD2431 transmits the number of bytes indicated in the BTBCNT, which is 40 bytes for the
third segment.
相關(guān)PDF資料
PDF描述
SCG2500AI-019.44M 51.84 MHz, OTHER CLOCK GENERATOR, DSO14
SCG4525 4000/14000/40000 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), DSO18
SCN2641CC1A28 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28
SCN2681TC1A44A 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
SCN68562C2N48 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCD248110QCD 功能描述:IC 4CH WAN COMMUN CTRL 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
SCD24H 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode
SCD24L 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:SURFACE MOUNT LOW VF SCHOTTKY BARRIER RECTIFIER
SCD24LH 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode
SCD255K851A3L28-A 制造商:Cornell Dubilier Electronics 功能描述:CAPACITOR PP MODULE, 2.5UF, 850V, Product Range:CORNELL DUBILIER - SCD Series, C 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR