- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98079 > SCD243110QCD (INTEL CORP) 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SCD243110QCD |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | METRIC, QFP-100 |
| 文件頁數(shù)： | 135/186頁 |
| 文件大?。?/td> | 2204K |
| 代理商： | SCD243110QCD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁當前第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁
CD2431 — Advanced Multi-Protocol Communications Controller
52
Datasheet
6. The CD2431 sets the EOB and EOF bits. This notifies the host that the end of the buffer and
frame have been reached. The CD2431 also clears the 2431own bit to return the buffer to the
host.
Example 2
Receive a frame on channel 0, which consists of three buffers chained together. The frame is 240
bytes long, and the maximum buffer size is 100.
1. The host checks the Nrbuf bit (DMABSTS[1]) for channel 0 to determine which buffer is next.
In this example, Nrbuf set to ‘1’ indicates that buffer B is used next.
2. The host sets up the starting address (BRBADR). Buffer size is set to ‘100’ in this example.
Thus, the host sets BRBCNT to ‘100’.
3. The host then sets the 2431own bit to give ownership to the CD2431.
4. The host should know the amount of time it takes to receive 100 bytes, because this is the
minimum time the host has to set up the next buffer link. If the host fails to do this in time,
there is a receiver overrun, and the received frame is lost.
5. Suppose that the CD2431 starts receiving data into buffer B of channel 0. When this is started,
the Nrbuf bit is cleared to ‘0’ by the CD2431 to help the host keep track of which buffer is
next. (During this time or prior, the host has made buffer A ready.)
6. After the CD2431 has received the first link of the frame into buffer B, it sets the EOB and
SOB bits and clears the EOF bit. This indicates that the first link in a chain has been received.
Also, the CD2431 clears the 2431own bit, and returns ownership of the buffer to the host.
For the first received link, the received byte count (BRBCNT) remains unchanged at 100,
since the received data filled the buffer.
7. The CD2431 optionally interrupts the host with the EOF bit clear (RISRh[6]) and the EOB bit
set (RISRh[5]) to indicate that the received buffer is complete, and that there was chaining.
8. The ARBSTS register indicates that the CD2431 has ownership of buffer A for transmission of
the next link.
9. As the frame continues to be received, the data goes into buffer A. This is the second link,
which is 100 bytes long. During this time, the host must set up a new buffer B for the third and
final link.
10. After the CD2431 has received the second link into buffer A, the CD2431 sets the EOB bit and
clears the 2431own bit in the ARBSTS. This returns ownership of the buffer to the host.
As with the first link, the received byte count (ARBCNT) remains unchanged at 100 since the
received data filled the buffer.
11. The CD2431 optionally interrupts the host with the EOF bit clear and the EOB bit set in the
RISR to indicate that the received buffer is complete and that there was chaining.
12. By this time the host has set up a new buffer for buffer B.
13. The CD2431 receives data into buffer B in the same manner as previously explained.
14. In this example, the third link does not fill the buffer. Thus, when the end-of-frame delimiter is
detected by the CD2431, the value of 40 (for 40 received bytes) is written into the received
byte count (BRBCNT).
15. Next, the CD2431 sets the EOB and EOF bits to show that the buffer is complete, and that this
is the last link in the chain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCG2500AI-019.44M | 51.84 MHz, OTHER CLOCK GENERATOR, DSO14 |
| SCG4525 | 4000/14000/40000 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), DSO18 |
| SCN2641CC1A28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCN2681TC1A44A | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| SCN68562C2N48 | 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PDIP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCD248110QCD | 功能描述:IC 4CH WAN COMMUN CTRL 100QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| SCD24H | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD24L | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:SURFACE MOUNT LOW VF SCHOTTKY BARRIER RECTIFIER |
| SCD24LH | 制造商:ZOWIE 制造商全稱:Zowie Technology Corporation 功能描述:Schottky Barrier Diode |
| SCD255K851A3L28-A | 制造商:Cornell Dubilier Electronics 功能描述:CAPACITOR PP MODULE, 2.5UF, 850V, Product Range:CORNELL DUBILIER - SCD Series, C 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。