
4
PERIPHERAL CIRCUITS
A-60
EPSON
S1C33L01 PRODUCT PART
4.3 SID13705 LCD Controller Block
The S1C33L01 contains the SID13705 LCD controller block.
This section describes the contents differ from the original SID13705 chip, and notes on usage.
For the SID13705 registers and control method, refer to "SID13705 Hardware Functional Specification".
Address mapping
The SID13705 block is allocated to Area 6.
SID13705 registers: 0x39FFE0 to 0x39FFFF
VRAM (40KB):
0x380000 to 0x389FFF
The base address of the registers and display buffer described in "SID13705 Hardware Functional
Specification" is 0x380000.
SID13705 host interface
The SID13705 block in the S1C33L01 has no host bus interface pins and the CNF[2:0] pins that are used to
select an interface type, since the interface configuration is fixed in the IC.
Clock input
The SID13705 chip can use only one source clock input to CLKI pin, while the S1C33L01 allows selection of
the clock source including the internal clock. Use the CKSEL[2:0] pins for this selection.
Table 4.3.1
Selecting Clock
CKSEL2
CKSEL1
CKSEL0
Source clock for SID13705
0
PLL output clock
0
1
OSC3 oscillation clock
0
1
0
OSC3 oscillation clock
× 1/2
0
1
OSC3 oscillation clock
× 1/3
1
0
OSC3 oscillation clock
× 1/4
1
0
1
External clock input to the CLKI pin
1
0
SID13705 disable mode
1
reserved
When an internal clock (OSC3 oscillation clock or PLL output clock) is selected as the SID13705 source clock
or when SID13705 disable mode is selected, the CLKI pin must be fixed at high or low level.
Setting bus condition
The SID13705 registers and VRAM are accessed via the BCU in the C33 core block. The SID13705 block is
interfaced with the BCU by the bus cycle control using the #WAIT signal (output from the SID13705 block).
Therefore, set up the BCU registers as follows:
1) Areas 6–4 set-up register (0x4812A)
Area 6 output disable delay time = 0.5 cycles (A6DF[1:0]/D[D:C] = 0b00)
Area 6 wait control = 1 wait cycle (A6WT[2:0]/D[A:8] = 0b001)
2) Bus control register (0x4812E)
External interface method selection = A0 (SBUSST/D3 = 0)
Enable #WAIT signal input. (SWAITE/D0 = 1)
3) Access control register (0x48132)
Area 6 internal access (A6IO/D9 = 1)
4) BCLK select register (0x4813A)
Select BCU_CLK or a 33 MHz or less (if PLL_CLK, OSC3_CLK or CPU_CLK is selected).
(BCLKSEL[1:0]/D[1:0])