
5 REGISTERS
SID13705 HARDWARE FUNCTIONAL
EPSON
C-1-11
SPECIFICATION
bit 5
High Performance (Landscape Modes Only)
When this bit = 0, the internal Memory Clock (MCLK) is a divided-down version of the
Pixel Clock (PCLK). The denominator is dependent on the bit-per-pixel mode - see the
table below.
When this bit = 1, MCLK is fixed to the same frequency as PCLK for all bit-per-pixel
modes. This provides a faster screen update performance in 1/2/4 bit-per-pixel modes,
but also increases power consumption. This bit can be set to 1 just before a major screen
update, then set back to 0 to save power after the update. This bit has no effect in por-
trait mode. Refer to “REG[1Bh] Portrait Mode Register” on page C-1-19 for portrait
mode clock selection.
bit 4
Input Clock Divide
When this bit = 0, the Operating Clock(CLK) is the same as the Input Clock (CLKI).
When this bit = 1, CLK = CLKI/2.
In landscape mode PCLK=CLK and MCLK is selected as per Table 5-3 .
In portrait mode, MCLK and PCLK are derived from CLK as shown in Table 5-8,
“Selection of PCLK and MCLK in Portrait Mode,” on page C-1-19.
bit 3
Display Blank
This bit blanks the display image. When this bit = 1, the display is blanked (FPDAT
lines to the panel are driven low). When this bit = 0, the display is enabled.
bit 2
Frame Repeat (EL support)
This feature is used to improve Frame Rate Modulation of EL panels. When this bit = 1,
an internal frame counter runs from 0 to 3FFFFh. When the frame counter rolls over,
the modulated image pattern is repeated (every 1 hour when the frame rate is 72Hz).
When this bit = 0, the modulated image pattern is never repeated.
bit 1
Hardware Video Invert Enable
In passive panel modes (REG[01h] bit 7 = 0) FPDAT11 is available as either GPIO4 or
hardware video invert. When this bit = 1, Hardware Video Invert is enabled via the
FPDAT11 pin. When this bit = 0, FPDAT11 operates as GPIO4. See Table 5-4 below.
Note: Video data is inverted after the Look-Up Table.
bit 0
Software Video Invert
When this bit = 1, Inverse Video Mode is selected. When this bit = 0, Standard Video
Mode is selected. See Table 5-4 below.
Note: Video data is inverted after the Look-Up Table.
Table 5-3 High Performance Selection
High Performance
BPP Bit 1
BPP Bit 0
Display Modes
0
MClk = PClk/8
1 bit-per-pixel
1
MClk = PClk/4
2 bit-per-pixel
1
0
MClk = PClk/2
4 bit-per-pixel
1
MClk = PClk
8 bit-per-pixel
1X
X
MClk = PClk
Table 5-4 Inverse Video Mode Select Options
Hardware Video Invert
Enable
Software Video Invert
(Passive and Active Panels)
FPDAT11
(Passive Panels Only)
Video Data
0
X
Normal
01
X
Inverse
1
X
0
Normal
1X
1
Inverse